![Acer Chromebook C740 - Quanta ZHNB DAZHNMB1AD0 RA [PDF]](https://pdfs.asia/img/200x200/acer-chromebook-c740-quanta-zhnb-dazhnmb1ad0-ra.jpg)
4 0 809 KB
5
4
3
2
1
Benetton_EDU(ZHNB) SHB ULT SYSTEM BLOCK DIAGRAM Memory Down
Dual Channel DDR3L 1600 MHZ
Channel A 1Rx16
SMBUS
D
IMC
P14
Channel B 1Rx16
Haswell ULT 15W MCP 1168pins
D
eDP
eDP
EDP Conn.
USB2-2
CCD(Camera) PWR GATED
DC+GT3
P15
P20
P16
40 mm X 24 mm
SATA0
NGFF SATA
SATA
PWR GATED
DDI
DDI1
HDMI Conn.
USB3-1
I/O Board Conn.
PWR GATED
P10
PWR GATED
USB3.0/2.0
USB2-6
P18
USB3 Port MB side
USB2-1
Daughter Board C
01
USB2-0
LTE Mini Card
Integrated PCH
C
P21
USB2.0 PCIECLOCK-0
Cardreader GL823
SIM card
CLK PCI-E x1
PCIE-1
USB2-4
USB2 Port DB side
Vinafix.com
PWR GATED
LGA Wireless-AC 7260
USB2-3
PWR GATED
X'TAL 32.768KHz
P28
P19
ALS
X'TAL 24MHz
ISL29023 I2C1
I2C
TOUCH SCREEN
B
Google Debug conn
I2C0
P28
Azalia
PWR GATED
SPI
LPC
B
TRACKPAD
P2~P13
IHDA
P28
P25
SPI ROM W25Q64FVSSIG P8
BQ24707A Batery Charger
TPS51216 P29
TPS51225 AMIC P23
Int. MIC
ALC283 AUDIO CODEC PWR GATED
P23
SLB9655TT1.2 FW4.32 TPM P22
TI TM4E1G31H6ZRBI EC P26
PP3300_DSW/PP5000
A
Speaker
P32
PP1500_PCH_TS
P33
Thermal Protection P33 Discharger
TPS51211
X'TAL 32.768KHz
Combo HP
P30
TPS54318 P34
TPS51622 +VCCIN
PP1350
PP1050_PCH_SUS
Thermal IC P28
K/B Con. P25
Fan Driver (PWM Type)
P25
HALL SENSOR
A
P31
Quanta Computer Inc. P27
PROJECT : ZHNB Size
Document Number
Date:
Thursday, December 04, 2014
Rev A
Block Diagram 5
4
3
2
Sheet 1
1
of
39
5
4
3
2
1
02
Haswell ULT (DISPLAY,eDP) HSW_ULT_DDR3L
U24A
C54 C55 B58 C58 B55 A55 A57 B57
INT_HDMITX2N INT_HDMITX2P INT_HDMITX1N INT_HDMITX1P INT_HDMITX0N INT_HDMITX0P INT_HDMICLKINT_HDMICLK+
C51 C50 C53 B54 C49 B50 A53 B53
DP
HDMI
[18] [18] [18] [18] [18] [18] [18] [18]
DDI1_TXN0 DDI1_TXP0 DDI1_TXN1 DDI1_TXP1 DDI1_TXN2 DDI1_TXP2 DDI1_TXN3 DDI1_TXP3
EDP_TXN0 EDP_TXP0 EDP_TXN1 EDP_TXP1
DDI
EDP_TXN2 EDP_TXP2 EDP_TXN3 EDP_TXP3
EDP
DDI2_TXN0 DDI2_TXP0 DDI2_TXN1 DDI2_TXP1 DDI2_TXN2 DDI2_TXP2 DDI2_TXN3 DDI2_TXP3
EDP_AUXN EDP_AUXP EDP_RCOMP EDP_DISP_UTIL
C45 EDP_TXN0 B46 EDP_TXP0 A47 B47
EDP_TXN0 EDP_TXP0
eDP Panel
D
[16] [16]
C47 C46 A49 B49 A45 EDP_AUXN B45 EDP_AUXP
EDP_AUXN EDP_AUXP
D20 EDP_RCOMP R25 A43 DP_UTIL R343
R356 1 OF 19
D
[16] [16]
24.9/F_4 +VCCIOA_OUT PCH_BL_PWM *0_4
*0_4
DP_UTIL
[16]
eDP_RCOMP Trace length < 100 mils Trace width = 20 mils Trace spacing = 25 mils
C
C HSW_ULT_DDR3L
U24I
[16,26] PCH_BL_PWM [16,26] PCH_BL_EN [16,26] PCH_EDP_VDD_EN
TP97
B
[21] [16] [28] [25]
SIM_DET TOUCH_INT_L_DX ALS_INT_L TRACKPAD_INT_DX
B8 PCH_BL_PWM A9 PCH_BL_EN PCH_EDP_VDD_EN C6
PCH_GPIO77 PCH_GPIO78 PCH_GPIO79 PCH_GPIO80 PCI_PME# SIM_DET TOUCH_INT_L_DX ALS_INT_L TRACKPAD_INT_DX
U6 P4 N4 N2 AD4 U7 L1 L3 R5 L4
EDP_BKLCTL EDP_BKLEN EDP_VDDEN
PIRQA/GPIO77 PIRQB/GPIO78 PIRQC/GPIO79 PIRQD/GPIO80 PME GPIO55 GPIO52 GPIO54 GPIO51 GPIO53
DDPB_CTRLCLK DDPB_CTRLDATA DDPC_CTRLCLK DDPC_CTRLDATA
eDP SIDEBAND
B9 C9 D9 D11
HDMI_DDCCLK_SW HDMI_DDCDATA_SW
[18] [18]
Vinafix.com
+3V +3V +3V +3V +3V_S5 PCIE
DDPB_AUXN DDPC_AUXN DDPB_AUXP DDPC_AUXP
DISPLAY
+3V +3V +3V +3V +3V
DDPB_HPD DDPC_HPD EDP_HPD
PCH_GPIO77 PCH_GPIO78 PCH_GPIO79 PCH_GPIO80 SIM_DET TOUCH_INT_L_DX ALS_INT_L TRACKPAD_INT_DX
C5 B6 B5 A6
C8 A8 D6
PP3300_PCH
INT_HDMI_HPD EDP_HPD
R30 R391 R27 R383 R376 R378 R24 R385
10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4 10K_4
[18]
[16]
B
R342 9 OF 19
100K_4
DDPB/C_CTRLDATA has an iPD 20K, When PU at rising edge of PCH_PWROK, the DDI port will be detected
Haswell C-1 2c BGA 1.6GHz ULV 15W 2+2 i5-4200U QS for proto/AJ0QEVEVT01
A
A
Quanta Computer Inc. PROJECT :ZHNB Size
Document Number
Rev A
Haswell 1/5 (DDI/eDP) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet
2 1
of
39
5
4
Haswell ULT U24C
D
C
[14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14]
AH63 AH62 AK63 AK62 AH61 AH60 AK61 AK60 AM63 AM62 AP63 AP62 AM61 AM60 AP61 AP60 AP58 AR58 AM57 AK57 AL58 AK58 AR57 AN57 AP55 AR55 AM54 AK54 AL55 AK55 AR54 AN54 AY58 AW58 AY56 AW56 AV58 AU58 AV56 AU56 AY54 AW54 AY52 AW52 AV54 AU54 AV52 AU52 AK40 AK42 AM43 AM45 AK45 AK43 AM40 AM42 AM46 AK46 AM49 AK49 AM48 AK48 AM51 AK51
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
SA_DQ0 SA_DQ1 SA_DQ2 SA_DQ3 SA_DQ4 SA_DQ5 SA_DQ6 SA_DQ7 SA_DQ8 SA_DQ9 SA_DQ10 SA_DQ11 SA_DQ12 SA_DQ13 SA_DQ14 SA_DQ15 SA_DQ16 SA_DQ17 SA_DQ18 SA_DQ19 SA_DQ20 SA_DQ21 SA_DQ22 SA_DQ23 SA_DQ24 SA_DQ25 SA_DQ26 SA_DQ27 SA_DQ28 SA_DQ29 SA_DQ30 SA_DQ31 SA_DQ32 SA_DQ33 SA_DQ34 SA_DQ35 SA_DQ36 SA_DQ37 SA_DQ38 SA_DQ39 SA_DQ40 SA_DQ41 SA_DQ42 SA_DQ43 SA_DQ44 SA_DQ45 SA_DQ46 SA_DQ47 SA_DQ48 SA_DQ49 SA_DQ50 SA_DQ51 SA_DQ52 SA_DQ53 SA_DQ54 SA_DQ55 SA_DQ56 SA_DQ57 SA_DQ58 SA_DQ59 SA_DQ60 SA_DQ61 SA_DQ62 SA_DQ63
3
2
(DDR3L)
03
Haswell Processor (DDR3L)
HSW_ULT_DDR3L
HSW_ULT_DDR3L
U24D
SA_CLK#0 SA_CLK0 SA_CLK#1 SA_CLK1 SA_CKE0 SA_CKE1 SA_CKE2 SA_CKE3 SA_CS#0 SA_CS#1 SA_ODT0 SA_RAS SA_WE SA_CAS SA_BA0 SA_BA1 SA_BA2 SA_MA0 SA_MA1 SA_MA2 SA_MA3 SA_MA4 SA_MA5 SA_MA6 SA_MA7 SA_MA8 SA_MA9 SA_MA10 SA_MA11 SA_MA12 SA_MA13 SA_MA14 SA_MA15
DDR CHANNEL A
1
SA_DQSN0 SA_DQSN1 SA_DQSN2 SA_DQSN3 SA_DQSN4 SA_DQSN5 SA_DQSN6 SA_DQSN7 SA_DQSP0 SA_DQSP1 SA_DQSP2 SA_DQSP3 SA_DQSP4 SA_DQSP5 SA_DQSP6 SA_DQSP7 SM_VREF_CA SM_VREF_DQ0 SM_VREF_DQ1
AU37 AV37 AW36 AY36 AU43 AW43 AY42 AY43 AP33 AR32 AP32
M_A_DIM0_CK_DDR0_DN M_A_DIM0_CK_DDR0_DP
M_A_DIM0_CKE0
[14]
TP127 TP128 TP129 M_A_DIM0_CS0_N
[14]
TP41 TP40
AY34 AW34 AU34
M_A_RAS_N M_A_WE_N M_A_CAS_N
AU35 AV35 AY41
M_A_BS0 M_A_BS1 M_A_BS2
AU36 AY37 AR38 AP36 AU39 AR36 AV40 AW39 AY39 AU40 AP35 AW41 AU41 AR35 AV42 AU42
[14] [14]
M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A
[14] [14] [14] [14] [14] [14]
[14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14] [14]
AJ61 AN62 AM58 AM55 AV57 AV53 AL43 AL48
M_A_DQS_DN M_A_DQS_DN M_A_DQS_DN M_A_DQS_DN M_A_DQS_DN M_A_DQS_DN M_A_DQS_DN M_A_DQS_DN
[14] [14] [14] [14] [14] [14] [14] [14]
AJ62 AN61 AN58 AN55 AW57 AW53 AL42 AL49
M_A_DQS_DP M_A_DQS_DP M_A_DQS_DP M_A_DQS_DP M_A_DQS_DP M_A_DQS_DP M_A_DQS_DP M_A_DQS_DP
[14] [14] [14] [14] [14] [14] [14] [14]
AP49 AR51 AP51
+VREF_CA_CPU +VREFDQ_SA_M3 +VREFDQ_SB_M3
[15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15]
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
Vinafix.com
AY31 AW31 AY29 AW29 AV31 AU31 AV29 AU29 AY27 AW27 AY25 AW25 AV27 AU27 AV25 AU25 AM29 AK29 AL28 AK28 AR29 AN29 AR28 AP28 AN26 AR26 AR25 AP25 AK26 AM26 AK25 AL25 AY23 AW23 AY21 AW21 AV23 AU23 AV21 AU21 AY19 AW19 AY17 AW17 AV19 AU19 AV17 AU17 AR21 AR22 AL21 AM22 AN22 AP21 AK21 AK22 AN20 AR20 AK18 AL18 AK20 AM20 AR18 AP18
SB_DQ0 SB_DQ1 SB_DQ2 SB_DQ3 SB_DQ4 SB_DQ5 SB_DQ6 SB_DQ7 SB_DQ8 SB_DQ9 SB_DQ10 SB_DQ11 SB_DQ12 SB_DQ13 SB_DQ14 SB_DQ15 SB_DQ16 SB_DQ17 SB_DQ18 SB_DQ19 SB_DQ20 SB_DQ21 SB_DQ22 SB_DQ23 SB_DQ24 SB_DQ25 SB_DQ26 SB_DQ27 SB_DQ28 SB_DQ29 SB_DQ30 SB_DQ31 SB_DQ32 SB_DQ33 SB_DQ34 SB_DQ35 SB_DQ36 SB_DQ37 SB_DQ38 SB_DQ39 SB_DQ40 SB_DQ41 SB_DQ42 SB_DQ43 SB_DQ44 SB_DQ45 SB_DQ46 SB_DQ47 SB_DQ48 SB_DQ49 SB_DQ50 SB_DQ51 SB_DQ52 SB_DQ53 SB_DQ54 SB_DQ55 SB_DQ56 SB_DQ57 SB_DQ58 SB_DQ59 SB_DQ60 SB_DQ61 SB_DQ62 SB_DQ63
SB_CK#0 SB_CK0 SB_CK#1 SB_CK1 SB_CKE0 SB_CKE1 SB_CKE2 SB_CKE3 SB_CS#0 SB_CS#1 SB_ODT0 SB_RAS SB_WE SB_CAS SB_BA0 SB_BA1 SB_BA2
DDR CHANNEL B
SB_MA0 SB_MA1 SB_MA2 SB_MA3 SB_MA4 SB_MA5 SB_MA6 SB_MA7 SB_MA8 SB_MA9 SB_MA10 SB_MA11 SB_MA12 SB_MA13 SB_MA14 SB_MA15 SB_DQSN0 SB_DQSN1 SB_DQSN2 SB_DQSN3 SB_DQSN4 SB_DQSN5 SB_DQSN6 SB_DQSN7 SB_DQSP0 SB_DQSP1 SB_DQSP2 SB_DQSP3 SB_DQSP4 SB_DQSP5 SB_DQSP6 SB_DQSP7
AM38 AN38 AK38 AL38
M_B_DIM0_CK_DDR0_DN M_B_DIM0_CK_DDR0_DP
AY49 AU50 AW49 AV50
M_B_DIM0_CKE0
[15] [15]
D
[15]
TP130 TP131 TP132
AM32 AK32
M_B_DIM0_CS0_N
[15]
TP35
AL32
TP31
AM35 AK35 AM33
M_B_RAS_N M_B_WE_N M_B_CAS_N
AL35 AM36 AU49
M_B_BS0 M_B_BS1 M_B_BS2
AP40 AR40 AP42 AR42 AR45 AP45 AW46 AY46 AY47 AU46 AK36 AV47 AU47 AK33 AR46 AP46
M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A
[15] [15] [15] [15] [15] [15]
[15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15] [15]
C
AW30 AV26 AN28 AN25 AW22 AV18 AN21 AN18
M_B_DQS_DN M_B_DQS_DN M_B_DQS_DN M_B_DQS_DN M_B_DQS_DN M_B_DQS_DN M_B_DQS_DN M_B_DQS_DN
[15] [15] [15] [15] [15] [15] [15] [15]
AV30 AW26 AM28 AM25 AV22 AW18 AM21 AM18
M_B_DQS_DP M_B_DQS_DP M_B_DQS_DP M_B_DQS_DP M_B_DQS_DP M_B_DQS_DP M_B_DQS_DP M_B_DQS_DP
[15] [15] [15] [15] [15] [15] [15] [15]
B
B
3 OF 19
4 OF 19
A
A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
Haswell 2/5 (DDR3 I/F) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
3
of
39
5
4
3
2
1
04 Haswell ULT (SIDEBAND)
H_PECI (50ohm) Route on microstrip only Spacing >18 mils Trace Length: 0.4~6.125 iches
D
D
H_PWRGOOD (50ohm) Trace Length: 1~11.25 inches CPU_PLTRST# (50ohm) Trace Length: 10~17 inches [26]
[17,26,29,32]
[26]
TP71 TP80
H_PECI
H_PROCHOT#
H_PROCHOT#
CPU_PGOOD
HSW_ULT_DDR3L
U24B
R380
56_4
R360
*Short_4
PROC_DETECT CATERR# H_PECI
D61 K61 N62
H_PROCHOT#_R
K63
H_PWRGOOD_R
C61
PROC_DETECT CATERR PECI
MISC
PRDY PREQ PROC_TCK PROC_TMS PROC_TRST PROC_TDI PROC_TDO
JTAG
PROCHOT
THERMAL
PROCPWRGD
TP108
SM_RCOMP_0 SM_RCOMP_1 SM_RCOMP_2 CPU_DRAMRST# DDR_PG_CTRL
AU60 AV60 AU61 AV15 AV61
SM_RCOMP0 SM_RCOMP1 SM_RCOMP2 SM_DRAMRST SM_PG_CNTL1
BPM#0 BPM#1 BPM#2 BPM#3 BPM#4 BPM#5 BPM#6 BPM#7
DDR3L
DSW
Vinafix.com DRAM COMP
XDP_PRDY# XDP_PREQ# XDP_TCK0 XDP_TMS_CPU XDP_TRST# XDP_TDI_CPU XDP_TDO_CPU
J60 H60 H61 H62 K59 H63 K60 J61
XDP_BPM#0 XDP_BPM#1 XDP_BPM#2 XDP_BPM#3 XDP_BPM#4 XDP_BPM#5 XDP_BPM#6 XDP_BPM#7
XDP_PRDY# [13] XDP_PREQ# [13] XDP_TCK0 [8,13] XDP_TMS_CPU [13] XDP_TRST# [8,13] XDP_TDI_CPU [8,13] XDP_TDO_CPU [8,13]
TCK,TMS Trace Length < 9000mils
PWR
C
SM_RCOMP[0:2] Trace length < 500 mils Trace width = 12~15 mils Trace spacing = 20 mils
J62 K62 E60 E61 E59 F63 F62
XDP_BPM#0 XDP_BPM#1 TP73 TP75 TP76 TP74 TP10 TP9
[13] [13]
C
BPM#[0:7] Trace Length 1~6 inches Length match < 300 mils
2 OF 19
XDP PU/PD +1.05V_VCCST
R90 B
200/F_4
R91
120/F_4
R92
100/F_4
SM_RCOMP_0 XDP_TDO_CPU
R29
*51_4
XDP_TCK0 XDP_TRST#
R433 R462
51_4 *51_4
B
SM_RCOMP_1 SM_RCOMP_2
PU/PD of CPU
DRAMRST PP1350
H_PROCHOT#
R386
1
+1.05V_VCCST 62_4
R130 470_4
DRAM R140
*Short_4
DDR3_DRAMRST#
A
[14,15]
1
CPU_DRAMRST#
2
CPU A
R359
Quanta Computer Inc.
C285 *0.1u/10V_4
10K_4
2
H_PWRGOOD_R
PROJECT : ZHNB Size
Document Number
Rev A
Haswell 3/5 (SideBand) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet
4 1
of
39
5
4
3
VDDQ Output Decoupling Recommendations
PP1350
7343
BOT socket side
22uFx11
0805
5 onTOP, 6 on BOT inside socket cavity
10uFx10
0805
5 onTOP, 5 on BOT inside socket cavity
ULT_RVSD_61 ULT_RVSD_62
TP5 TP8 C388 2.2u/6.3V_6
C91 10u/6.3V_6
C281 10u/6.3V_6
C92 10u/6.3V_6
C90 10u/6.3V_6
C385 22u/6.3V_8
C384 10u/6.3V_6
C386 10u/6.3V_6
C387 2.2u/6.3V_6
C283 10u/6.3V_6
R367
+VCCIN [32]
R368
VCC_SENSE
300mA 300mA
100/F_4
VRON_CPU
R358
*10K_4
R357
10K_4
[13] [32]
PP1050_PCH
VCC_SENSE_R ULT_RVSD_65 +VCCIO_OUT
TP36 TP24 TP42
ULT_RVSD_66 ULT_RVSD_67 ULT_RVSD_68
+VCCIOA_OUT
H_CPU_SVIDART# H_CPU_SVIDCLK H_CPU_SVIDDAT VCCST_PWRGD VRON_CPU VCORE_PGOOD
PWR_DEBUG +1.05V_VCCST
VCCST_PWRGD VRON_CPU VCORE_PGOOD R26
150_6
PWR_DEBUG ULT_RVSD_69 ULT_RVSD_70 ULT_RVSD_71 ULT_RVSD_72 ULT_RVSD_73 ULT_RVSD_74 ULT_RVSD_75 ULT_RVSD_76 ULT_RVSD_77 ULT_RVSD_78 ULT_RVSD_79 ULT_RVSD_80 ULT_RVSD_81
TP12 TP13 TP11 TP81 TP22 TP34 TP33 TP25 TP39 TP32 TP43 TP15 TP26
+1.05V_VCCST
R59
TP30 TP69
VCORE_PGOOD
[10,32] [13]
ULT_RVSD_63 ULT_RVSD_64
*Short_4
C
+1.05V_VCCST
+VCCIN TP17 TP29
*SHORT_8 C68 *4.7u/6.3V_6
L59 J58 AH26 AJ31 AJ33 AJ37 AN33 AP43 AR48 AY35 AY40 AY44 AY50
C282 10u/6.3V_6
F59 N58 AC58 E63 AB23 A59 E20 AD23 AA23 AE59 L62 N63 L63 B59 F60 C59 D63 H59 P62 P60 P61 N59 N61 T59 AD60 AD59 AA59 AE60 AC59 AG58 U59 V59
B
AC22 AE22 AE23
+1.05V_VCCST
AB57 AD57 AG57 C24 C28 C32
+VCCIN
05
HSW_ULT_DDR3L
U24L
+1.35V_CPU 1.4A
1
Haswell ULT (POWER)
330uFx2
D
2
RSVD RSVD VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VDDQ VCC RSVD RSVD VCC_SENSE RSVD VCCIO_OUT VCCIOA_OUT RSVD RSVD RSVD VIDALERT VIDSCLK VIDSOUT VCCST_PWRGD VR_EN VR_READY VSS PWR_DEBUG VSS RSVD_TP RSVD_TP RSVD_TP RSVD_TP RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD RSVD
HSW ULT POWER
Vinafix.com
VCCST VCCST VCCST VCC VCC VCC VCC VCC VCC
D
+VCCIN 32A
C36 C40 C44 C48 C52 C56 E23 E25 E27 E29 E31 E33 E35 E37 E39 E41 E43 E45 E47 E49 E51 E53 E55 E57 F24 F28 F32 F36 F40 F44 F48 F52 F56 G23 G25 G27 G29 G31 G33 G35 G37 G39 G41 G43 G45 G47 G49 G51 G53 G55 G57 H23 J23 K23 K57 L22 M23 M57 P57 U57 W57
VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC VCC
+VCCIN C35 *22u/6.3V_8
C266 *22u/6.3V_8
C244 47u/6.3V_8
C62 *22u/6.3V_8
C248 *22u/6.3V_8
C49 47u/6.3V_8
C262 *22u/6.3V_8
C260 *22u/6.3V_8
C41 *22u/6.3V_8
C46 *22u/6.3V_8
C42 *22u/6.3V_8
C246 *22u/6.3V_8
C21 47u/6.3V_8
C267 *22u/6.3V_8
C23 47u/6.3V_8
C20 47u/6.3V_8
C25 47u/6.3V_8
C
C44 *22u/6.3V_8
C27 47u/6.3V_8
C26 *22u/6.3V_8
C22 *22u/6.3V_8
C247 47u/6.3V_8
C24 *22u/6.3V_8
C43 *22u/6.3V_8
C45 *22u/6.3V_8
C245 *22u/6.3V_8
VCC Output Decoupling Recommendations 470uFx4
7343
TOP socket side
22uFx8
0805
4 on TOP, 4 on BOT near socket edge
22uFx11
0805
TOP, inside socket cavity
10uFx11
0805
BOT, inside socket cavity
R306 R307 R305
*0_4 *Short_4 *0_4
B
12 OF 19
SVID
VCCST PWRGD
+1.05V_VCCST
PP3300_DSW
Layout note: need routing together ALERT need between CLK and DATA.
R379 and 130/F_4 H_CPU_SVIDDAT A
R381
5
*Short_4
VR_SVID_DATA
[32]
VCCST_PWRGD
Place PU resistor close to CPU
R387 75_4
H_CPU_SVIDART#
R389
H_CPU_SVIDCLK
R388
43_4 *Short_4
R312
VCCST_PWRGD_R *Short_4
VR_SVID_CLK
NC A
4
Y
GND
1 2
VCCST_PWRGD_EN
4
G Path
[26,31] [7,26] [7,13,26]
A
Quanta Computer Inc. PROJECT : ZHNB
[32]
Size
Document Number
Rev A
Haswell 4/5 (POWER)
[32] Date:
5
PP1050_PGOOD PCH_PWROK SYS_PWROK
3
74AUP1G07GW
C233 *0.1u/10V_4 VR_SVID_ALERT#
VCC
C1 0.1u/10V_4
R336 10K_4
+1.05V_VCCST
Place PU resistor close to CPU
U20
+1.05V_VCCST
3
2
Thursday, December 04, 2014
Sheet 1
5
of
39
5
4
3
Haswell ULT
[13] [13] [13] [13] [8,13] [13] [13] [13] [13] [13] [13] [13] [13] [13] [13] [13] [13] [13] [13] [13]
CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15
AC60 AC62 AC63 AA63 AA60 Y62 Y61 Y60 V62 V61 V60 U60 T63 T62 T61 T60
NOA_STBN_0 NOA_STBN_1 NOA_STBP_0 NOA_STBP_1
AA62 U63 AA61 U62
49.9/F_4 CFG_RCOMP
V63
CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15
NOA_STBN_0 NOA_STBN_1 NOA_STBP_0 NOA_STBP_1 R57
C
A5
R352
8.2K_4
TD_IREF
E1 D1 J20 H18 B12
1
(CFG,RSVD)
06
HSW_ULT_DDR3L
U24S
D
2
CFG0 CFG1 CFG2 CFG3 CFG4 CFG5 CFG6 CFG7 CFG8 CFG9 CFG10 CFG11 CFG12 CFG13 CFG14 CFG15
RSVD_TP RSVD_TP RSVD_TP RSVD_TP RSVD RSVD_TP RSVD_TP RSVD_TP RESERVED
RSVD RSVD RSVD PROC_OPI_RCOMP
CFG16 CFG18 CFG17 CFG19
RSVD RSVD
CFG_RCOMP
VSS VSS
RSVD RSVD RSVD
RSVD RSVD RSVD RSVD TD_IREF
D
AV63 AU63 C63 C62 B43 A51 B51 L60 N60 W23 Y22 AY15 OPI_COMP1
R461
49.9/F_4
AV62 D58 P22 N21
C
P20 R20
19 OF 19
Processor Strapping 1 CFG0 EAR-STALL/NOT STALL RESET SEQUENCE AFTER PCU PLL IS LOCKED CFG1 PCH/ PCH LESS MODE SELECTION
(DEFAULT) NORMAL OPERATION; NO STALL
0
Vinafix.com
STALL
(DEFAULT) NORMAL OPERATION
PCH-LESS MODE
CFG3 PHYSICAL_DEBUG_ENABLED (DFX PRIVACY)
DISABLED NO PHYSICAL DISPLAY PORT ATTACHED TO EMBEDDED DISPLAY PORT
ENABLED AN EXTERNAL DISPLAY PORT DEVICE IS CONNECTED TO THE EMBEDDED DISPLAY PORT
CFG 8 ALLOW THE USE OF NOA ON LOCKED UNITS
DISABLED(DEFAULT); IN THIS CASE, NOA WILL BE DISABLED IN LOCKED UNITS AND ENABLED IN UN-LOCKED UNITS
ENABLED; NOA WILL BE AVAILABLE REGARDLESS OF THE LOCKING OF THE UNIT
CFG0
R417
*1K_4
CFG1
R423
*1K_4
B
B
CFG9 NO SVID PROTOCOL CAPABLE VR CONNECTED
VRS SUPPORTING SVID PROTOCOL ARE PRESENT
NO VR SUPPORTING SVID IS PRESENT. THE CHIP WILL NOT GENERATE (OR RESPOND TO) SVID ACTIVITY
POWER FEATURES ACTIVATED DURING RESET
POWER FEATURES (ESPECIALLY CLOCK GATINE ARE NOT ACTIVATED
CFG3
CFG8
CFG9
R409
*1K_4
R403
*1K_4
R394
*1K_4
A
A
CFG10 SAFE MODE BOOT
CFG10 R56
*1K_4
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
Haswell 5/5 (CFG/GND) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
6
of
39
5
4
3
2
1
Haswell ULT PCH (PM) [26] [13,17] D
[5,13,26]
C265 R421
SYS_PWROK
SYS_PWROK
PCH_PWROK
[26] [26] [26]
PCH_RSMRST_L PCH_SUSWARN_L PCH_PWRBTN_L [29] ACPRESENT
[13,26]
PCH_SLP_S0_L
R482
SYSTEM POWER MANAGEMENT
*0_4 SUSACK#_R SYS_RESET#
R428
PCH_SUSACK_L SYS_RESET#
*1u/6.3V_4 *Short_4 SYS_PWROK_R PCH_PWROK_R *Short_4 APWROK_R PCI_PLTRST#
R478 R453 R147 R61
*Short_4 *0_4 *Short_4 *Short_4
R415
*Short_4 TP37
07
HSW_ULT_DDR3L
U24H
AK2 AC3 AG2 AY7 AB5 AG7
AW6 PCH_RSMRST# PCH_SUSPWRACK AV4 AL7 PCH_PWRBTN# PCH_ACPRESENT AJ8 AN4 PCH_BATLOW# PCH_SLP_S0#_R AF3 AM5
Deep Sx
SUSACK SYS_RESET SYS_PWROK PCH_PWROK APWROK PLTRST +3V_S5
DSW +3V +3V_S5 +3V_S5 DSW
RSMRST SUSWARN/SUSPWRDNACK/GPIO30 DSW PWRBTN DSW ACPRESENT/GPIO31 DSW BATLOW/GPIO72 +3V_S5 SLP_S0 DSW SLP_WLAN/GPIO29
+3V_S5
DSWVRMEN DPWROK WAKE
CLKRUN/GPIO32 SUS_STAT/GPIO61 SUSCLK/GPIO62 SLP_S5/GPIO63
DSW DSW DSW DSW DSW
SLP_S4 SLP_S3 SLP_A SLP_SUS SLP_LAN
AW7 DSWVREN AV5 DPWROK_R R477 AJ5 PCIE_PCH_WAKE# R74 V5 AG4 AE6 AP5
CLKRUN# R38 PCH_SUS_STAT PCH_SUSCLK PCH_SLP_S5_L
AJ6 AT4 AL5 AP4 AJ7
PCH_SLP_S4_L PCH_SLP_S3_L PCH_SLP_A_L PCH_SLP_SUS_L PCH_SLP_LAN#
DSWVREN [8] PCH_DPWROK [26] PCH_WAKE_L [26]
*Short_4 *Short_4
*Short_4 LPC_CLKRUN_L
LPC_CLKRUN_L
D
[26]
TP27 PCH_SUSCLK PCH_SLP_S5_L
[19] [13,26,30,35]
PCH_SLP_S4_L [13] PCH_SLP_S3_L [13,26,30,31,33,35] PCH_SLP_A_L [13] PCH_SLP_SUS_L [26,35] TP38
C
C
PCH_SUSPWRACK
R427
0_4 SUSACK#_R
8 OF 19
4/22 modify, default skip EC control
PCH PWROK
PCH PM PU/PD
[5,26]
PP3300_PCH
PCH_PWROK
PCH_PWROK
R483
PCH_PWROK_R
*Short_4
Vinafix.com R487
CLKRUN# SYS_RESET#
R37 R406
PCH_RSMRST_LR474
8.2K_4 10K_4
*0_4
DPWROK_R
100K_4
Non Deep Sx
B
PCH_RSMRST# SYS_PWROK DPWROK_R
R479 R80 R473
10K_4 *10K_4 100K/F_4
PLTRST# Buffer
PCI_PLTRST#
R152
B
*Short_4 PLTRST#
PP3300_PCH *0.1u/10V_4
5
C94 PP3300_PCH_SUS 2 R454 R426
4
10K_4 *1K_4
PCI_PLTRST#
A
PP3300_DSW PCH_ACPRESENT PCH_BATLOW# PCIE_PCH_WAKE# PCH_PWRBTN#
R62 R444 R75 R151
10K_4 8.2K_4 10K_4 *10K_4
PLTRST#
1 3
PCH_SUSPWRACK SYS_PWROK
U6 *TC7SH08FU
[13,19,21,22,26]
R155 100K_4
Quanta Computer Inc. PROJECT :ZHNB
4/22 modify, default is bypass PLTRST#
Size
4
3
Rev A
PCH 1/6 (PM) Date:
5
Document Number
2
Thursday, December 04, 2014
Sheet
7 1
of
39
A
5
4
3
2
1
RTC Clock 32.768KHz (RTC) RTC_X1
15p/50V_4
C286
15p/50V_4
RTC_X2 +3V_RTC
D
RTC Circuitry (RTC)
[26] [13,26]
+3V_RTC Trace width = 30 mils
+3V_RTC
PCH_SRTCRST PCH_RTCRST
R160 R168
PP3300_RTC
*SHORT_6
R475
RTC_X1 RTC_X2 SM_INTRUDER# PCH_INTVRMEN PCH_SRTCRST_R PCH_RTCRST_R
1M_4
R157 R156
*0_4 *0_4
AW5 AY5 AU6 AV7 AV6 AU7
Haswell ULT PCH(LPC,SPI,SMBUS,C-LINK,THERMAL)
HSW_ULT_DDR3L
U24E
R460 10M_4
3 4
Y3 32.768KHZ
RTCX1 RTCX2 INTRUDER INTVRMEN SRTCRST RTCRST
SATA_RN0/PERN6_L3 SATA_RP0/PERP6_L3 SATA_TN0/PETN6_L3 SATA_TP0/PETP6_L3
RTC
SATA_RN1/PERN6_L2 SATA_RP1/PERP6_L2 SATA_TN1/PETN6_L2 SATA_TP1/PETP6_L2
RTCRST_L and SRTCRST_L please take out layout
PCH_RTCRST_R 20K/F_4
HDA_BCLK_R HDA_SYNC_R HDA_RST#_R
C98 1u/6.3V_4
+3V_RTC Trace width = 20 mils
[23]
R159
[23] [23]
R488
33_4
HDA_RST#_R
PCH_AZ_CODEC_SDOUT
R492
33_4
HDA_SDO_R
R490
33_4
HDA_BCLK_R
PCH_AZ_CODEC_BITCLK
R494 C312
[4,13] [13] [13] [13]
XDP_TRST# XDP_TDI XDP_TDO XDP_TMS
[4,13] XDP_TCK0 [4,13] XDP_TDO_CPU
C302 *10p/50V_4
PCH_AZ_CODEC_SYNC
AW8 AV11 AU8 AY10 AU12 AU11 AW10 AV10 AY8
C97 1u/6.3V_4
PCH_AZ_CODEC_RST#
C
[23]
HDA_SDO_R
20K/F_4 C105 1u/6.3V_4
HDA [23]
PCH_AZ_CODEC_SDIN0
PCH_SRTCRST_R
20MIL
33_4
XDP_TCK0
R82
R55
R429 R35
AU62 AE62 *0_4 XDP_TCK1 AD61 XDP_TDI *Short_4 PCH_JTAG_TDOAE61 AD62 AL11 AC4 *Short_4 PCH_JTAGX AE63 AV2 *0_4
HDA_BCLK/I2S0_SCLK HDA_SYNC/I2S0_SFRM HDA_RST/I2S_MCLK AUDIO HDA_SDI0/I2S0_RXD HDA_SDI1/I2S1_RXD HDA_SDO/I2S0_TXD HDA_DOCK_EN/I2S1_TXD HDA_DOCK_RST/I2S1_SFRM I2S1_SCLK
SATA_RN2/PERN6_L1 SATA_RP2/PERP6_L1 SATA_TN2/PETN6_L1 SATA_TP2/PETP6_L1
SATA
SATA_RN3/PERN6_L0 SATA_RP3/PERP6_L0 SATA_TN3/PETN6_L0 SATA_TP3/PETP6_L0
+3V +3V +3V +3V PCH_TRST PCH_TCK PCH_TDI PCH_TDO PCH_TMS RSVD RSVD JTAGX RSVD
SATA0GP/GPIO34 SATA1GP/GPIO35 SATA2GP/GPIO36 SATA3GP/GPIO37 SATA_IREF RSVD RSVD SATA_RCOMP SATALED
JTAG
J5 H5 B15 A15
SATA_RXN0_SSD SATA_RXP0_SSD SATA_TXN0_SSD SATA_TXP0_SSD
J8 H8 A17 B17
[20] [20] [20] [20]
AU14 AW12 AY12 AW11 AV12
LPC_LAD0 LPC_LAD1 LPC_LAD2 LPC_LAD3 LPC_LFRAME#
J6 H6 B14 C15 F5 E5 C17 D17
PCH_SPI_CLK PCH_SPI_CS0# PCH_SPI_CS1#
TP93
PCH_SPI_SI PCH_SPI_SO PCH_SPI_IO2 PCH_SPI_IO3
TP14 TP94
V1 EC_SMI_L U1 PCH_NMI_DBG_L V6 EC_SCI_L AC1 GPIO37
EC_SMI_L [26] PCH_NMI_DBG_L EC_SCI_L [26]
A12 SATA_IREF R351 L11 K10 C12 SATA_RCOMP R350 U3 SATA_LED# R395
*Short_4
+V1.05S_ASATA3PLL
3.01K/F_4 10K_4
+V1.05S_ASATA3PLL PP3300_PCH
LAD0 LAD1 LAD2 LAD3 LFRAME
JTAG_TCK,JTAG_TMS Trace Length < 9000mils
LPC SMBUS
+3V_S5 +3V_S5 +3V_S5
AA3 Y7 Y4 AC2 AA2 AA4 Y6 AF1
SPI_CLK SPI_CS0 SPI_CS1 SPI_CS2 SPI_MOSI SPI_MISO SPI_IO2 SPI_IO3
SPI
[26]
PP3300_PCH
EC_SMI_L
R401
10K_4
CL_CLK CL_DATA CL_RST
C-LINK
SMBALERT# SMB_PCH_CLK SMB_PCH_DAT SMB0ALERT# SMB_ME0_CLK SMB_ME0_DAT SMB1ALERT# SMB_ME1_CLK SMB_ME1_DAT
AF2 CL_CLK AD2 CL_DAT AF4 CL_RST#
LVDS Bridge SMB_PCH_CLK SMB_PCH_DAT
D
[13] [13]
TP95 TP96 TP102
EC_SCI_L
R32
10K_4
R396
10K_4
R404
10K_4
SMBus C
PCH_NMI_DBG_L
5 OF 19
R430 R448 R437
10K_4 10K_4 10K_4
SMB0ALERT# SMB1ALERT# SMBALERT#
R106 R110 R126 R121 R118 R113
2.2K_4 2.2K_4 2.2K_4 2.2K_4 2.2K_4 2.2K_4
SMB_PCH_CLK SMB_PCH_DAT SMB_ME0_CLK SMB_ME0_DAT SMB_ME1_CLK SMB_ME1_DAT
*10p/50V_4
W25Q64FVSSIG(SOIC) / AKE3EFP0N06----->8MB
PCH dual I/O SPI ROM
PP1050_PCH_SUS R418 R78 R73 R420
SML1ALERT/PCHHOT/GPIO73 SML1CLK/GPIO75 SML1DATA/GPIO74
AN2 AP2 AH1 AL2 AN1 AK1 AU4 AU3 AH3
PP3300_PCH_SUS
MP remove(Intel)
XDP_TMS XDP_TDI PCH_JTAG_TDO PCH_JTAGX
+3V_S5 SMBALERT/GPIO11 +3V_S5 SMBCLK +3V_S5 SMBDATA +3V_S5SML0ALERT/GPIO60 +3V_S5 SML0CLK +3V_S5 SML0DATA
7 OF 19
SATA_RCOMP Impedance = 50 ohm Trace length < 500 mils Trace spacing = 15 mils
HDA_SYNC_R
HSW_ULT_DDR3L
U24G
[22,26] [22,26] [22,26] [22,26] [22,26]
iSSD
GPIO37
PCH JTAG
08
Haswell ULT PCH (RTC/HDA/SATA/SPI)
2 1
C278
*51_4 *51_4 51_4 *1K_4
PP3300_PCH
R408
*SHORT_6D23
PP3300_DSW
R407
*0_6
RB500V-40
+3V_PCH_ME
near SPI ROM as possible [13]
[4,13]
XDP_TCK1
XDP_TCK1
R83
*51_4
R47
XDP_TDI_CPU
*0_4
[17] [17] [17] [17]
PCH_JTAG_TDO
R414 *Short_4 R451 *Short_4 R459 *Short_4 R411 *Short_4
PCH_SPI_CS0#_R PCH_SPI_CLK_R PCH_SPI_SI_R PCH_SPI_SO_R
R424
4.7K_4
+3V_PCH_ME
+3V_PCH_ME U25
ULT Strapping Table Pin Name
PCH_SPI_CS0# PCH_SPI_CLK PCH_SPI_SI PCH_SPI_SO
Note: R493 need stuff on MP.
Strap description
Sampled
GPIO81(SPKR)
No reboot on TCO Timer expiration
PWROK
HDA_SDO
Flash Descriptor Security Override / Intel ME Debug Mode
PWROK
INTVRMEN
Integrated 1.05V VRM enable
ALWAYS
GPIO66
Top-Block Swap override
GPIO86
Boot BIOS Strap Bit
Configuration
R413 R450 R449 R412
note
0 = Default enable (iPD 20K) PP3300_PCH
1 =Disable No-Reboot mode 0 = Default can program ME (iPD 20K)
HDA_SDO_R
SPI_WP_ME_ROM
R400
*1K_4
R493
*0_4
R484
+3V_RTC
330K_4
Vinafix.com SPKR
SPKR
PCH_HDA_SDO
1 =can't program ME 1=Should be always pull-up
PCH_INTVRMEN
R485
[10,23]
PP3300_PCH
0 = Default SPI (iPD 20K)
GPIO15
CFG4
DSWVREN
TLS(Transport layer security)
DP presence strap
Deep Sx well on die VR enable
[10]
1 =Default enable with confidentiality
[6,13]
[7]
1=Should be always pull-up
*1K_4
C80
GPIO86
R7
*1K_4
R58
*1K_4
100K_4
C275 0.1u/10V_4
SPI_WP_ME_ROM
1 U3 TC7SH08FU
*8.2K_4 GPIO15 x86 stuff
R410
CFG4
CFG4
R64
near SPI ROM as possible A
1K_4
SPI_WP_ME
R105
*Short_4
GPIO_SPI_WP
SPI_HOLD_ME
R458
*Short_4
SPI_HOLD#_BIOS
2N7002K 1
R476
[17]
To debug header [17]
Quanta Computer Inc.
Q1 3
PCH_SPI_WP_D
[10]
To PCH
PROJECT : ZHNB
PCH_SPI_WP_D connect to GPIO58 at GRB
DSWVREN
+3V_RTC
R452
0.1u/10V_4
4
GPIO15 R50
PP3300_PCH_SUS
0 = Enable an external display port is connected to the eDP 1 =disable
*1K_4
VSS
B
SPI_HOLD_ME
GPIO86 R1
PP3300_PCH
0 = Default enable w/o confidentiality(iPD 20K) A
R340
WP#
7 4
10K_4
[10]
1 =LPC
GPIO66
HOLD#
8
2
*330K_4
330K_4
DSWVREN
R472
2
1 = Enable TBS function
*1K_4
VDD
+3V_PCH_ME
[26]
GPIO66 R330
CE# SCK SI SO
ROM-8M
3
[10]
3
C280 *22p/50V_4
SPI_WP_ME
0 = Default disable (iPD 20K)
1 6 5 2
33_4 33_4 33_4 33_4
5
B
*330K_4
Size SPI_WP_ME
SPI_WP_ME
Date: 5
4
3
2
Document Number
Rev A
PCH 2/6 (RTC/HDA/SATA/SPI)
From Screw/EC
[26,27]
Thursday, December 04, 2014 1
Sheet
8
of
39
5
4
3
2
Haswell ULT PCH (PCIE,USB3.0,USB2.0)
F8 E8 B23 A23 H10 G10 B21 C21 E6 F6 B22 A21 C
PCIE_RXN1 PCIE_RXP1
TP2 TP1
PCIE_TXN1 PCIE_TXP1
TP4 TP3
G11 F11 C29 B30 F13 G13
B
NGFF
WLAN
B29 A29 [19] [19] [19] [19] [21] [21] [21] [21]
G17 F17
PCIE_RX3-_WLAN PCIE_RX3+_WLAN C256 C257
PCIE_TX3-_WLAN PCIE_TX3+_WLAN
0.1u/16V_4 0.1u/16V_4
PCIE_TX3PCIE_TX3+
C254 C255
PCIE_TX2-_NGFF PCIE_TX2+_NGFF
0.1u/16V_4 0.1u/16V_4
PCIE_TX2PCIE_TX2+
20141126 EOD parts, change PN.
+V1.05S_AUSB3PLL
C30 C31 F15 G15
PCIE_RX2-_NGFF PCIE_RX2+_NGFF
R354 R355
3.01K/F_4 *Short_4
PCIE_RCOMP PCIE_IREF
B31 A31
E15 E13 A27 B27
PETN5_L0 PETP5_L0
DSW DSW
USB2N1 USB2P1
PERN5_L1 PERP5_L1
DSW DSW
USB2N2 USB2P2
PETN5_L1 PETP5_L1
DSW DSW
USB2N3 USB2P3
PERN5_L2 PERP5_L2
DSW DSW
USB2N4 USB2P4
PETN5_L2 PETP5_L2
DSW DSW
USB2N5 USB2P5
PERN5_L3 PERP5_L3
DSW DSW
USB2N6 USB2P6
PETN5_L3 PETP5_L3
DSW DSW
USB2N7 USB2P7
PERN3 PERP3
USB2N0 USB2P0
USB3RN1 USB3RP1 PCIE
USB
+3V_S5 +3V_S5
PERN4 PERP4
USB3TN1 USB3TP1 USB3RN2 USB3RP2
PETN4 PETP4
+3V_S5 +3V_S5
USB3TN2 USB3TP2
AN8 AM8
USBP0USBP0+
[21] [21]
LTE
AR7 AT7
USBP1USBP1+
[27] [27]
MB USB3.0_A
AR8 AP8
USBP2USBP2+
[16] [16]
CCD
AR10 AT10
USBP3USBP3+
[19] [19]
BT
AM15 AL15
USBP4USBP4+
[28] [28]
MB USB2.0
USBP5USBP5+
[21] [21]
SIM USB2.0
USBP6USBP6+
[28] [28]
CardReader
+3V_S5 +3V_S5
USBRBIAS USBRBIAS RSVD RSVD
PERN2/USB3RN4 PERP2/USB3RP4
+3V_S5 +3V_S5
+3V_S5 +3V_S5 +3V_S5 +3V_S5
RSVD RSVD PCIE_RCOMP PCIE_IREF
11 OF 19
OC0/GPIO40 OC1/GPIO41 OC2/GPIO42 OC3/GPIO43
Y2 24MHz D
AM13 AN13 AP11 AN11
XTAL24_OUT
[19] [19] [21] [21]
CLK_PCIE_WLANN CLK_PCIE_WLANP CLK_PCIE_NGFFN CLK_PCIE_NGFFP TP64 TP66
AR13 AP13 G20 H20
USB3_RXN0 USB3_RXP0
[27] [27]
C33 B34
USB3_TXN0 USB3_TXP0
[27] [27]
CLK_PCIE_REQ2#
C43 C42 U2
CLK_PCIE_REQ1#
B41 A41 Y5
CLK_PCIE_N0 CLK_PCIE_P0 CLK_PCIE_REQ0#
C41 B42 AD1
CLK_PCIE_REQ3#
B38 C37 N1
CLK_PCIE_REQ4#
A39 B39 U5
CLK_PCIE_REQ5#
B37 A37 T2
MB USB3.0_A
E18 F18 B33 A33
C252
HSW_ULT_DDR3L
U24F
CLKOUT_PCIE_N0 CLKOUT_PCIE_P0 PCIECLKRQ0/GPIO18
+3V
CLKOUT_PCIE_N1 CLKOUT_PCIE_P1 PCIECLKRQ1/GPIO19
+3V
XTAL24_IN XTAL24_OUT RSVD RSVD DIFFCLK_BIASREF CLOCK
CLKOUT_PCIE_N2 CLKOUT_PCIE_P2 PCIECLKRQ2/GPIO20
+3V
CLKOUT_PCIE_N3 CLKOUT_PCIE_P3 PCIECLKRQ3/GPIO21
+3V
CLKOUT_PCIE_N4 CLKOUT_PCIE_P4 PCIECLKRQ4/GPIO22
+3V
CLKOUT_PCIE_N5 CLKOUT_PCIE_P5 PCIECLKRQ5/GPIO23
+3V
SIGNALS
TESTLOW_C35 TESTLOW_C34 TESTLOW_AK8 TESTLOW_AL8 CLKOUT_LPC_0 CLKOUT_LPC_1 CLKOUT_ITPXDP CLKOUT_ITPXDP_P
A25 B25
XTAL24_IN XTAL24_OUT
K21 M21 C26 ICLK_BIAS C35 C34 AK8 AL8
12p/50V_4
R353
AN15 CLK_PCH_PCI3 AP15 CLK_PCH_PCI4 B35 A35
3.01K/F_4
+V1.05S_AXCK_LCPLL
TESTLOW_C35 TESTLOW_C34 TESTLOW_AK8 TESTLOW_AL8 22_4 22_4
R141 R131
CLK_PCIE_XDPN CLK_PCIE_XDPP
C
PCLK_TPM CLK_PCI_EC
[22] [26]
CLK_PCIE_XDPN CLK_PCIE_XDPP
[13] [13]
6 OF 19
PERN1/USB3RN3 PERP1/USB3RP3
PETN2/USB3TN4 PETP2/USB3TP4
09
12p/50V_4
3 4
DSW DSW
PETN1/USB3TN3 PETP1/USB3TP3
C253
1 2
PERN5_L0 PERP5_L0
PETN3 PETP3
XTAL24_IN
R345 1M_4
NGFF WLAN
F10 E10 C23 C22
Haswell ULT PCH (CLOCK)
HSW_ULT_DDR3L
U24K
D
1
AJ10 AJ11 AN10 AM10
AL3 AT1 AH2 AV3
USBCOMP
R135
[19] [21]
22.6/F_4
R398 R253
PCIE_CLKREQ_WLAN# PCIE_CLKREQ_NGFF#
USBCOMP Impedance = 50 ohm Trace length < 500 mils Trace spacing = 15 mils USB_OC0# USB_OC1# USB_OC2# USB_OC3#
CLK_PCIE_REQ2# CLK_PCIE_REQ1#
PP3300_PCH
USB_OC0#
[26]
MB U3
USB_OC2#
[26]
MB U2
Vinafix.com
USB Overcurrent
PP3300_PCH_SUS RP2 10 9 USB_OC0# 8 USB_OC1# 7 USB_OC2# 6 USB_OC3#
*Short_4 *Short_4
CLK_PCIE_REQ0# CLK_PCIE_REQ1# CLK_PCIE_REQ2# CLK_PCIE_REQ3# CLK_PCIE_REQ4# CLK_PCIE_REQ5#
R416 R43 R397 R384 R31 R390
10K_4 10K_4 10K_4 10K_4 10K_4 10K_4
TESTLOW_C35 TESTLOW_C34 TESTLOW_AK8 TESTLOW_AL8
R299 R298 R136 R137
10K_4 10K_4 10K_4 10K_4
B
CLK_PCI_EC
C86 *18p/50V_4
PCLK_TPM
C89 *18p/50V_4
1 2 3 4 5
A
A
10K_10P8R
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
PCH 3/6 (PCIE/USB/CLK) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
9
of
39
4
3
2
1
PCH GPIO PU/PD
Haswell ULT PCH (GPIO,CPU/MISC,NCTF)
AG6 AP1 AL4 AT5 AK4 AB6 U4 Y3 P3 Y2 AT3 AH4 AM4 AG5 AG3
GPIO56 PP3300_CCD_EN PCH_SPI_WP_D LTE_DISABLE_L PP3300_SSD_EN RAM_ID2 TPM_LP_EN_L PP3300_SSD_IO_EN GPIO50 MODPHY_EN RAM_ID0 GPIO14 *Short_4 TOUCH_INT_L TP28
[11]
PCH_SPI_WP_D LTE_DISABLE_L
MODPHY_EN R88
[25] EC_IN_RW [16] TOUCH_INT_L [23] PP5000_CODEC_EN [19] WLAN_DISABLE_L C
[20]
DEVSLP0
6/24 Connect DEVSLP0 to SSD. [8,23]
SPKR
AM3 RAM_ID1 WLAN_WAKE_L_Q AM2 P2 DEVSLP0 C4 GPIO70 L2 GPIO38 N5 GPIO39 V2
GPIO
+3V_S5 GPIO9 GPIO10 +3V_S5 +3V DEVSLP0/GPIO33 SDIO_POWER_EN/GPIO70 +3V DEVSLP1/GPIO38 +3V DEVSLP2/GPIO39 +3V SPKR/GPIO81
+3V
GSPI0_CS/GPIO83 GSPI0_CLK/GPIO84 GSPI0_MISO/GPIO85 GSPI0_MOSI/GPIO86 GSPI1_CS/GPIO87 GSPI1_CLK/GPIO88 GSPI1_MISO/GPIO89 GSPI_MOSI/GPIO90 UART0_RXD/GPIO91 UART0_TXD/GPIO92 UART0_RTS/GPIO93 UART0_CTS/GPIO94 UART1_RXD/GPIO0 UART1_TXD/GPIO1 UART1_RST/GPIO2 UART1_CTS/GPIO3 I2C0_SDA/GPIO4 I2C0_SCL/GPIO5 I2C1_SDA/GPIO6 I2C1_SCL/GPIO7 SDIO_CLK/GPIO64 SDIO_CMD/GPIO65 SDIO_D0/GPIO66 SDIO_D1/GPIO67 SDIO_D2/GPIO68 SDIO_D3/GPIO69
10 OF 19
PP3300_PCH_SUS
PP3300_PCH
R39 R434 R446
RID@10K_4 RID@10K_4 RID@10K_4
I Path
R97
R101
0_4
*0_4
R89 R81
PP3300_DSW
10K_4 PCH_SPI_WP_D GPIO14 10K_4
strapping
I2C0_SDA_GPIO4 I2C0_SCL_GPIO5 I2C1_SDA_GPIO6 I2C1_SCL_GPIO7 GPIO66
[25] [25] TRACKPAD [16,28] [16,28]TOUCHSCREEN [8]
/ ALS
strapping
Q PN
Hynix(4G)
1600MHz
1
AKD5JGETW04 H5TC4G63AFR-PBA
*10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4 *10K_4
R28 R8 R5 R20 R2 R4 R377 R364 R369 R365 R363 R3 R362 R366 R370 R329 R349 R335 R341 R339 R333 R334 R331 R332
Hynix(4G)
0
1
0
AKD5PGSTW13 H5TC4G63AFR-PBA(25nm)
1600MHz
Micron(2G)
1
0
0
AKD5JGSTL10 MT41K256M16HA-125:E
1600MHz
Hynix(2G)
1
0
1
AKD5JGETW04 H5TC4G63AFR-PBA
1600MHz
Hynix(2G)
1
1
0
AKD5PGSTW13 H5TC4G63AFR-PBA(25nm)
1600MHz
C
4.7K_4 4.7K_4 4.7K_4 4.7K_4
PP3300_DSW
WK_GPIO27
2
R96 R79
10K_4 *10K_4
Q11
Freq. 1600MHz
0
GPIO83 GPIO84 GPIO85 GPIO87 GPIO88 GPIO89 GPIO90 GPIO91 GPIO92 GPIO93 GPIO94 GPIO0 GPIO1 GPIO2 GPIO3 GPIO64 GPIO65 GPIO67 GPIO68 GPIO69
+1.05V_VCCST
ID2 ID1 ID0 Micron(4G) 0 0 0 AKD5JGSTL10 MT41K256M16HA-125:E 0
10K_4 10K_4 10K_4 *10K_4 10K_4 10K_4 10K_4 10K_4
D
CPU thermal trip
*RID@10K_4 *RID@10K_4 *RID@10K_4
Mfr. PN
PCH_GPIO76 R393 ODD_PRSNT# R440 TPM_LP_EN_L R402 PP3300_SSD_IO_EN R405 GPIO50 R392 GPIO70 R348 GPIO38 R375 GPIO39 R6
I2C0_SDA_GPIO4 I2C0_SCL_GPIO5 I2C1_SDA_GPIO6 I2C1_SCL_GPIO7
RAM_ID Vender
G Path
R45 R435 R447
[8]
4/23 modify, follow Intel suggestion to un-stuff for unused GPIO
IMVP_PWRGD_3V
PP3300_PCH_SUS
B
RAM_ID2 RAM_ID1 RAM_ID0
GPIO86
3
10K_4 LTE_WAKE_L_Q 10K_4 WLAN_WAKE_L_Q
R146 R145
GPIO83 GPIO84 GPIO85 GPIO86 GPIO87 GPIO88 GPIO89 GPIO90 GPIO91 GPIO92 GPIO93 GPIO94 GPIO0 GPIO1 GPIO2 GPIO3 I2C0_SDA_GPIO4 I2C0_SCL_GPIO5 I2C1_SDA_GPIO6 I2C1_SCL_GPIO7 GPIO64 GPIO65 GPIO66 GPIO67 GPIO68 GPIO69
Vinafix.com
RAM ID
PP3300_PCH_SUS
R6 L6 N6 L8 R7 L5 N7 K2 J1 K3 J2 G1 K4 G2 J3 J4 F2 F3 G4 F1 E3 F4 D3 E4 C3 E2
[26] [22,26]
useless GPIO
+3V +3V +3V +3V +3V +3V +3V +3V +3V +3V +3V SERIAL IO +3V +3V +3V +3V +3V +3V +3V +3V +3V +3V +3V +3V +3V +3V +3V
EC_RCIN_L IRQ_SERIRQ
49.9/F_4
10K_4 10K_4 *10K_4 *10K_4 10K_4
GPIO27 : If not used then use 8.2-kΩ to 10-kΩ pull-down to GND.
FDV301N
B
PP3300_PCH_SUS
+1.05V_VCCST R313 1K_4
GPIO28 R49 PP3300_CCD_EN R16 PP3300_SSD_EN R575
10K_4 *10K_4 *10K_4
PP3300_CCD_EN PP3300_SSD_EN
100K_4 100K_4
R314 1K_4
1 Q12
THRMTRIP#
3 MMBT3904-7-F
SYS_SHDN#
[26,33,34]
R15 R570
PP3300_PCH_SUS
I Path
G Path
+1.05V_VCCST PP3300_PCH
U23 R150
R144
*0_4
0_4
NC
VCC
5 1
1
[5,32]
2
VCORE_PGOOD
C249 0.1u/10V_4
A
Q23 A
R143
10K_4 TRACKPAD_INT_L
[19,26,35]
5
PP3300_WLAN_EN
R139
3
3
WLAN_WAKE_L_Q
4
TOUCH_INT_L
10K_4
[21,26]
WLAN_WAKE_L
[19]
GND
Y
4
R344 10K_4
2
[8] [21]
GPIO56 +3V_S5 GPIO57 +3V_S5 GPIO58 +3V_S5 GPIO59 +3V_S5 GPIO44 +3V_S5 GPIO47 +3V_S5 GPIO48 +3V GPIO49 +3V GPIO50 +3V HSIOPC/GPIO71 +3V GPIO13 +3V_S5 GPIO14 +3V_S5 GPIO25 DSW GPIO45 +3V_S5 GPIO46 +3V_S5
R463
R44 R36 R399 R33 R382
GSP
TP20
LTE_DISABLE_L need PU to +3V_LTE
CPU/ MISC
EC_RCIN_L IRQ_SERIRQ PCH_SSD_12_EN PCH_SSD_18_EN DEVSLP0
UART
TP19
DSW
D60 THRMTRIP# V4 EC_RCIN_L T4 IRQ_SERIRQ AW15 OPI_COMP2 AF20 AB21
SDIO
TRACKPAD_INT_L [8] GPIO15
THRMTRIP +3V RCIN/GPIO82 SERIRQ PCH_OPI_RCOMP RSVD RSVD
4/23 modify, those 3 power enable pin are PD 100K already
1
[25]
+3V BMBUSY/GPIO76 +3V_S5 GPIO8 LAN_PHY_PWR_CTRL/GPIO12 GPIO15 +3V_S5 GPIO16 +3V GPIO17 +3V GPIO24 +3V_S5 GPIO27 DSW GPIO28 +3V_S5 GPIO26 +3V_S5
PP3300_PCH
2
D
P1 PCH_GPIO76 AU2 LTE_WAKE_L_Q TRACKPAD_INT_L AM7 AD6 Y1 PCH_SSD_12_EN T3 PCH_SSD_18_EN AD5 GPIO24 AN5 WK_GPIO27 AD7 GPIO28 AN3 ODD_PRSNT#
10
HSW_ULT_DDR3L
U24J
I2C
5
IMVP_PWRGD_3V
74AUP1G07GW
Quanta Computer Inc.
2
PP3300_LTE_EN
6
LTE_WAKE_L_Q
1
LTE_WAKE_L
PROJECT :ZHNB
[21] Size
2N7002DW
4
Document Number
Rev A
PCH 4/6 (GPIO/MISC) Date:
5
A
[26]
3
2
Thursday, December 04, 2014
Sheet 1
10
of
39
5
4
3
2
1
R67
Haswell ULT PCH (Power) C225 C13 C29
*1u/6.3V_4 1u/6.3V_4 1u/6.3V_4
R48
1.741A
*SHORT_8
+V1.05S_AIDLE +V1.05S_AUSB3PLL +V1.05S_ASATA3PLL
C32 *1u/6.3V_4
C87 *1u/6.3V_4
J13
+1.05V_DCPSUS3
AH14
+V3.3DX_1.5DX_1.8DX_AUDIO
Deep Sx PP3300_DSW
R54
*SHORT_6
AH13
0.114A C84
R46
PP3300_PCH_SUS
RTC
VCCSUS3_3 VCCRTC DCPRTC
SPI
RSVD VCCAPLL VCCAPLL
VCCSPI
OPI
AC9 AA9 AH10 V8 W9
R22
+VCCPDSW +V3.3S_VCCPCORE
41mA
*SHORT_8
DCPSUS3
VCC1_05 VCC1_05 VCC1_05 VCC1_05 VCC1_05 DCPSUSBYP DCPSUSBYP VCCASW VCCASW VCCASW DCPSUS1 DCPSUS1
HDA
VCCHDA
VRM
DCPSUS2
CORE
C
J18 K19 A20 J17 R21 T21 K18 M20 V21 AE20 AE21
+V1.05S_AXCK_DCB +V1.05S_AXCK_LCPLL
PP1050_PCH PP1050_PCH
1u/6.3V_4
VCCSUS3_3 VCCSUS3_3 VCCDSW3_3 VCC3_3 VCC3_3
GPIO/LPC
VCCTS1_5 VCC3_3 VCC3_3
THERMAL SENSOR
C14 22u/6.3V_8
C48
1u/6.3V_4
63mA PP3300_PCH_SUS
AH11 AG10 AE7
Y8
+V3.3A_DSW_PRTCSUS
C75 0.1u/10V_4
C47
C57 0.1u/10V_4
C58 1u/6.3V_4 D
+VCCRTCEXT 0.1u/10V_4
18mA
+V3.3M_PSPI
AG14 AG13
PCH_VCC_1_1_20 PCH_VCC_1_1_21
J11 H11 H15 AE8 AF22 AG19 AG20 AE9 AF9 AG8 AD10 AD8
+V1.05S_CORE_PCH
R52 R53
*SHORT_6 *SHORT_6
R42
*0_6
PP3300_DSW
R40
0_6
PP3300_PCH
C33 0.1u/10V_4
PP1050_PCH PP1050_PCH
USB3
22u/6.3V_8
PP3300_PCH_SUS
C37 1u/6.3V_4
C17
HSIO
*0_6
Non Deep Sx
PP3300_PCH
PP3300_RTC VCCHSIO VCCHSIO VCCHSIO VCC1_05 VCC1_05 VCCUSB3PLL VCCSATA3PLL
VCCASW VCCASW
C18 *1u/6.3V_4
+1.05V_DCPSUS2
K9 L10 M9 N8 P9 B18 B11 Y20 AA21 W21
+V1.05S_APLLOPI
C5 *10u/6.3V_6
HSW_ULT_DDR3L
U24M
1.838A
D
11
PP3300_PCH_SUS
C74 1u/6.3V_4
+V1.05DX_MODPHY
PP1050_PCH
*SHORT_6
R34 C78 1u/6.3V_4
C73
C52 1u/6.3V_4
*SHORT_8 PP1050_PCH
C36 10u/6.3V_6
+VCCPDSW
+PCH_VCCDSW 1u/6.3V_4
+V1.05M_VCCASW
0.658A
+V1.05M_VCCASW
C63 0.47u/25V_6 R68
*SHORT_8
PP1050_PCH
+1.05V_DCPSUS1
place near CPU +PCH_VCCDSW
C61 1u/6.3V_4
0.109A J15 K14 K16
C50 22u/6.3V_8
C51 *1u/6.3V_4 C
VCCCLK VCCCLK VCCACLKPLL VCCCLK VCCCLK VCCCLK RSVD RSVD RSVD VCCSUS3_3 VCCSUS3_3
SERIAL IO
VCCSDIO VCCSDIO
U8 T9
+V1.5S_VCCATS
3mA
R9
+V3.3S_VCCPTS
1mA
*SHORT_6
R18
PP1500_PCH_TS
*SHORT_6
PP3300_PCH
LPT LP POWER SUS OSCILLATOR
DCPSUS4 RSVD VCC1_05 VCC1_05
USB2
AB8
C31 0.1u/10V_4
AC20 AG16 AG17
Vinafix.com
0412 MOW-WW15 a 0.47uF cap between VccDSW3_3 and DcpSusByp is required if the 1.9A inrush current requirement cannot meet
17mA
+V3.3S_VCCSDIO
R19
*SHORT_6
PP3300_PCH
+1.05V_DCPSUS4 C39 1u/6.3V_4
13 OF 19
C40 *1u/6.3V_4 +V1.05S_VCCUSBCORE
PCH VCCHSIO Power
R84
*SHORT_8
PP1050_PCH
C79 1u/6.3V_4 C227 PP5000
1
2 PP1050_PCH
+V1.05S_AXCK_DCB
0.1u/10V_4 B
L9
PP1050_PCH
0.2A
2.2uH/210mA_8
+V1.05S_AXCK_LCPLL B
L10 U21 SLG59M1470V PP1050_PCH_SUS
1
PP3300_PCH
2 3
D_01
S_02_03
C241 47u/6.3V_8
+V1.05DX_MODPHY
8 7
R303 R304
*SHORT_8 *SHORT_8
5
C236 47u/6.3V_8
C242 47u/6.3V_8
C251 1u/6.3V_4
+V1.05S_APLLOPI
1 2
C30 1u/6.3V_4
VCCAPLL power PP1050_PCH
9
C228 1u/6.3V_4
C235 47u/6.3V_8
2.2uH/210mA_8
C229 0.1u/10V_4
R17
57mA
*SHORT_8
1
R297
*Short_4
2
MODPHY_EN
S_01
D_02_03
1 [10]
R295 *100K_4
2
R301 100K_4
GND
ON
PP3300_DSW
VDD
31mA
C226 *0.047u/25V_4
C9 *47u/6.3V_8
C15 *47u/6.3V_8
C60 1u/6.3V_4
R296 *100K_4
PCH HDA Power +V1.05DX_MODPHY
A
L11
+V1.05S_AUSB3PLL
2.2uH/210mA_8
41mA
+V1.05DX_MODPHY
L8
+V1.05S_ASATA3PLL
2.2uH/210mA_8
11mA
42mA
A
PP3300_PCH +3V_ADO
C237 22u/6.3V_8
C243 *47u/6.3V_8
C250 1u/6.3V_4
C240 22u/6.3V_8
C234 *47u/6.3V_8
+V3.3DX_1.5DX_1.8DX_AUDIO R125
*SHORT_6
C258 1u/6.3V_4 R128
*0_6
C88 1u/6.3V_4
Quanta Computer Inc. PROJECT : ZHNB
Place close to ball Size
Document Number
Rev A
PCH 5/6 (POWER) Date: 5
4
3
2
Sheet
Thursday, December 04, 2014 1
11
of
39
5
4
3
2
1
12
Haswell ULT (GND) U24N D
C
B
A11 A14 A18 A24 A28 A32 A36 A40 A44 A48 A52 A56 AA1 AA58 AB10 AB20 AB22 AB7 AC61 AD21 AD3 AD63 AE10 AE5 AE58 AF11 AF12 AF14 AF15 AF17 AF18 AG1 AG11 AG21 AG23 AG60 AG61 AG62 AG63 AH17 AH19 AH20 AH22 AH24 AH28 AH30 AH32 AH34 AH36 AH38 AH40 AH42 AH44 AH49 AH51 AH53 AH55 AH57 AJ13 AJ14 AJ23 AJ25 AJ27 AJ29
HSW_ULT_DDR3L
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
U24O
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
AJ35 AJ39 AJ41 AJ43 AJ45 AJ47 AJ50 AJ52 AJ54 AJ56 AJ58 AJ60 AJ63 AK23 AK3 AK52 AL10 AL13 AL17 AL20 AL22 AL23 AL26 AL29 AL31 AL33 AL36 AL39 AL40 AL45 AL46 AL51 AL52 AL54 AL57 AL60 AL61 AM1 AM17 AM23 AM31 AM52 AN17 AN23 AN31 AN32 AN35 AN36 AN39 AN40 AN42 AN43 AN45 AN46 AN48 AN49 AN51 AN52 AN60 AN63 AN7 AP10 AP17 AP20
AP22 AP23 AP26 AP29 AP3 AP31 AP38 AP39 AP48 AP52 AP54 AP57 AR11 AR15 AR17 AR23 AR31 AR33 AR39 AR43 AR49 AR5 AR52 AT13 AT35 AT37 AT40 AT42 AT43 AT46 AT49 AT61 AT62 AT63 AU1 AU16 AU18 AU20 AU22 AU24 AU26 AU28 AU30 AU33 AU51 AU53 AU55 AU57 AU59 AV14 AV16 AV20 AV24 AV28 AV33 AV34 AV36 AV39 AV41 AV43 AV46 AV49 AV51 AV55
HSW_ULT_DDR3L
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
15 OF 19
U24P
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
AV59 AV8 AW16 AW24 AW33 AW35 AW37 AW4 AW40 AW42 AW44 AW47 AW50 AW51 AW59 AW60 AY11 AY16 AY18 AY22 AY24 AY26 AY30 AY33 AY4 AY51 AY53 AY57 AY59 AY6 B20 B24 B26 B28 B32 B36 B4 B40 B44 B48 B52 B56 B60 C11 C14 C18 C20 C25 C27 C38 C39 C57 D12 D14 D18 D2 D21 D23 D25 D26 D27 D29 D30 D31
D33 D34 D35 D37 D38 D39 D41 D42 D43 D45 D46 D47 D49 D5 D50 D51 D53 D54 D55 D57 D59 D62 D8 E11 E17 F20 F26 F30 F34 F38 F42 F46 F50 F54 F58 F61 G18 G22 G3 G5 G6 G8 H13
HSW_ULT_DDR3L
HSW_ULT_DDR3L
U24R
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS VSS
Vinafix.com
VSS VSS VSS VSS_SENSE VSS 16 OF 19
H17 H57 J10 J22 J59 J63 K1 K12 L13 L15 L17 L18 L20 L58 L61 L7 M22 N10 N3 P59 P63 R10 R22 R8 T1 T58 U20 U22 U61 U9 V10 V3 V7 W20 W22 Y10 Y59 Y63 V58 AH46 V23 E62 AH16
D
AT2 AU44 AV44 D15 F22 H22 J21
RSVD RSVD RSVD RSVD
RSVD RSVD RSVD RSVD
RSVD RSVD RSVD RSVD RSVD RSVD RSVD
RSVD RSVD RSVD
N23 R23 T23 U10 AL1 AM11 AP7 AU10 AU15 AW14 AY14
18 OF 19
C
VSS_SENSE_R
R374 R373
*Short_4
VSS_SENSE
[32]
100/F_4
B
14 OF 19
U24Q
TP106 TP65
A
AY2 AY3 AY60 AY61 AY62 B2 B3 B61 B62 B63 C1 C2
DC_TEST_AY2_AW 2 DC_TEST_AY3_AW 3 TP_DC_TEST_AY60 DC_TEST_AY61_AW 61 DC_TEST_AY62_AW 62 TP_DC_TEST_B2 DC_TEST_A3_B3 DC_TEST_A61_B61 DC_TEST_B62_B63 DC_TEST_C1_C2
HSW_ULT_DDR3L
DAISY_CHAIN_NCTF_AY2 DAISY_CHAIN_NCTF_AY3 DAISY_CHAIN_NCTF_AY60 DAISY_CHAIN_NCTF_AY61 DAISY_CHAIN_NCTF_AY62 DAISY_CHAIN_NCTF_B2 DAISY_CHAIN_NCTF_B3 DAISY_CHAIN_NCTF_B61 DAISY_CHAIN_NCTF_B62 DAISY_CHAIN_NCTF_B63 DAISY_CHAIN_NCTF_C1 DAISY_CHAIN_NCTF_C2
DAISY_CHAIN_NCTF_A3 DAISY_CHAIN_NCTF_A4
17 OF 19
DAISY_CHAIN_NCTF_A60 DAISY_CHAIN_NCTF_A61 DAISY_CHAIN_NCTF_A62 DAISY_CHAIN_NCTF_AV1 DAISY_CHAIN_NCTF_AW1 DAISY_CHAIN_NCTF_AW2 DAISY_CHAIN_NCTF_AW3 DAISY_CHAIN_NCTF_AW61 DAISY_CHAIN_NCTF_AW62 DAISY_CHAIN_NCTF_AW63
A3 A4
DC_TEST_A3_B3 TP_DC_TEST_A4
A60 A61 A62 AV1 AW1 AW2 AW3 AW61 AW62 AW63
TP_DC_TEST_A60 DC_TEST_A61_B61 TP_DC_TEST_A62 TP_DC_TEST_AV1 TP_DC_TEST_AW 1 DC_TEST_AY2_AW 2 DC_TEST_AY3_AW 3 DC_TEST_AY61_AW 61 DC_TEST_AY62_AW 62 TP_DC_TEST_AW 63
TP67 TP68 TP70 TP104 TP105
A
Quanta Computer Inc.
TP107
PROJECT : ZHNB Size
Document Number
Rev A
PCH 6/6 (GND) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
12
of
39
5
4
3
2
1
13
CN15 [4] [4]
XDP_PREQ# XDP_PRDY#
PP3300_PCH_SUS D
H_SYS_PWROK_XDP
R591
*1K_4
[4] [4]
[6] [6]
CFG0 CFG1
[6] [6]
CFG2 CFG3
R590
[5] [5,7,26]
PWR_DEBUG SYS_PWROK
CFG4 CFG5 CFG6 CFG7
CFG6 CFG7
VCCST_PWRGD_XDP PWR_BTN_L PP1050_PCH_SUS
*1K_4
R597
CFG2 CFG3
CFG4 CFG5
[6] [6] VCCST_PWRGD
CFG0 CFG1
XDP_BPM#0 XDP_BPM#1 [6,8] [6]
[5,13]
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
XDP_PREQ_N XDP_PRDY_N
H_SYS_PWROK_XDP
*0_4 [8] [8] [8] [4,8]
SMB_PCH_DAT SMB_PCH_CLK XDP_TCK1 XDP_TCK0
31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
NOA_STBP_0 NOA_STBN_0
NOA_STBP_0 NOA_STBN_0
CFG8 CFG9
CFG8 CFG9
CFG10 CFG11
[6] [6]
CFG10 CFG11
NOA_STBP_1 NOA_STBN_1
[6] [6]
PP3300_PCH D
[6] [6]
XDP_DBRESET_N
NOA_STBP_1 NOA_STBN_1
CFG12 CFG13 CFG14 CFG15 CK_XDP_P_R CK_XDP_N_R PP1050_PCH_SUS XDP_RST_R_N XDP_DBRESET_N
CFG12 CFG13
[6] [6]
CFG14 CFG15
[6] [6]
R595 R596 R593 R594
R592
*1K_4
[6] [6]
*0_4 *0_4
CLK_PCIE_XDPP CLK_PCIE_XDPN
*1K_4 *0_4
SYS_RESET#
PLTRST#
[9] [9]
[7,19,21,22,26]
XDP_TDO XDP_TRST_N XDP_TDI XDP_TMS
*SEC_BSH-030-01-L-D-A-TR
C
C
20141021 Intel require modify ITP CN15 P9/P51 add PP1050_PCH_SUS, P50 PP1050_PGOOD change to VCCST_PWRGD.
Vinafix.com
PP1050_PCH_SUS
PP3300_PCH
R63 *51_4
C230 0.1u/10V_4 U22 14
[8]
B
XDP_TDO
XDP_TDO
VCC
2
1A
1 [8] APS1
R309
*0_6
APS3
R302
*0_6
XDP_TDI
XDP_TDI
R72
XDP_TDI_R *Short_4
APS
[8]
XDP_TMS
XDP_TMS
5
2A
PP3300_PCH_SUS
9
3A
APS3
APS7
*0_6 *0_4 *0_6 *0_4 *0_4 *0_4 *0_6
XDP_TRST_N
TP63
R318
*0_4
R317
*0_4
PWR_BTN_L
R316
*0_4
SYS_RESET#
R315
*0_4
PCH_SLP_S3_L PCH_SLP_S5_L PCH_SLP_S4_L PCH_SLP_A_L PCH_RTCRST PWR_BTN_L SYS_RESET# PCH_SLP_S0_L
B
6
XDP_TDI_CPU
[4,8]
8
XDP_TMS_CPU
[4]
12
4A
4B
4OE GND
11
XDP_TRST#
[4,8]
15 7
*74CBTLV3126 PP1050_PCH PP3300_PCH
[8,26]
U19
[17,25,26]
1
NC
VCC
5
[7,17] [7,26] [5,13]
3B
DPAD
[7,26,30,31,33,35] PP3300_DSW [7,26,30,35] [7] [7] PP3300_DSW
[4,8]
3OE
13
R308 R322 R310 R321 R320 R319 R311
1
APS1
2B
VCCST_PWRGD
2 3
C231 0.1u/10V_4
A GND
Y
A
R300 10K_4
Quanta Computer Inc.
2
A
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18
XDP_TDO_CPU
2OE
10 CN2
3
1OE
4
APS7
1B
4
PROJECT :ZHNB
*APS conn_ACS_88511-180N *74AUP1G07GW
Size
Document Number
Rev A
CPU/PCH XDP Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
13
of
39
3
4
5
BYTE2_16-23 BYTE3_24-31
M_A_ODT0 M_A_DIM0_CS0_N M_A_RAS_N M_A_CAS_N M_A_W E_N
M_A_DIM0_CS0_N [3] M_A_RAS_N [3] M_A_CAS_N [3] M_A_W E_N
[3] [3]
ODT CS RAS CAS WE
F3 C7
M_A_DQS_DP M_A_DQS_DP
DQSL DQSU
E7 D3
[3] [3]
[4,15]
DDR3_DRAMRST#
DDR3_DRAMRST#
T2
M_A_ZQ1
L8
RESET ZQ
2 R183 240/F_4
1
J1 L1 J9 L9
NC#J1 NC#L1 NC#J9 NC#L9
M2 N8 M3
M_A_ODT0 M_A_DIM0_CS0_N M_A_RAS_N M_A_CAS_N M_A_W E_N
[3] [3]
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9
DQSL DQSU
B
M_A_BS0 M_A_BS1 M_A_BS2
J7 M_A_DIM0_CK_DDR0_DP K7 M_A_DIM0_CK_DDR0_DN M_A_DIM0_CKE0K9
A1 A8 C1 C9 D2 E9 F1 H2 H9
VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9
DML DMU
G3 B7
M_A_DQS_DN M_A_DQS_DN
[3] [3] [3] [3] [3] [3] [3] [3]
B2 D9 G7 K2 K8 N1 N9 R1 R9
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9
CK CK CKE
K1 L2 J3 K3 L3
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
PP1350
BA0 BA1 BA2
J7 K7 K9
M_A_DIM0_CK_DDR0_DP M_A_DIM0_CK_DDR0_DN M_A_DIM0_CKE0
M_A_DIM0_CK_DDR0_DP M_A_DIM0_CK_DDR0_DN [3] M_A_DIM0_CKE0
[3]
M2 N8 M3
M_A_BS0 M_A_BS1 M_A_BS2
D7 C3 C8 C2 A7 A2 B8 A3
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A
F3 C7
M_A_DQS_DP M_A_DQS_DP
E7 D3
[3] [3]
G3 B7
M_A_DQS_DN M_A_DQS_DN
B1 B9 D1 D8 E2 E8 F9 G1 G9
VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
K1 L2 J3 K3 L3
DDR3_DRAMRST#
T2
M_A_ZQ2
L8
J1 L1 J9 L9
P/N
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9
CK CK CKE ODT CS RAS CAS WE DQSL DQSU
VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9
DML DMU
VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9
DQSL DQSU
RESET ZQ
NC#J1 NC#L1 NC#J9 NC#L9
D7 C3 C8 C2 A7 A2 B8 A3
[3] [3] [3] [3] [3] [3] [3] [3]
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
+SMDDR_VREF_DIMM M8 +SMDDR_VREF_DQ0 H1 M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
M_A_BS0 M_A_BS1 M_A_BS2
M2 N8 M3
PP1350
BA0 BA1 BA2
R188 240/F_4
100-BALL SDRAM DDR3 RAM _DDR3L
Vendor
VREFCA VREFDQ
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
B2 D9 G7 K2 K8 N1 N9 R1 R9 A1 A8 C1 C9 D2 E9 F1 H2 H9 A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
J7 M_A_DIM0_CK_DDR0_DP K7 M_A_DIM0_CK_DDR0_DN M_A_DIM0_CKE0K9 K1 L2 J3 K3 L3
M_A_ODT0 M_A_DIM0_CS0_N M_A_RAS_N M_A_CAS_N M_A_W E_N
[3] [3]
F3 C7
M_A_DQS_DP M_A_DQS_DP
E7 D3
[3] [3]
G3 B7
M_A_DQS_DN M_A_DQS_DN
B1 B9 D1 D8 E2 E8 F9 G1 G9
DDR3_DRAMRST#
T2
M_A_ZQ3
L8
U10
VREFCA VREFDQ
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
100-BALL SDRAM DDR3 RAM _DDR3L
E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
+SMDDR_VREF_DIMM M8 +SMDDR_VREF_DQ0 H1 M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
M_A_BS0 M_A_BS1 M_A_BS2
M2 N8 M3
VREFCA VREFDQ
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9
CK CK CKE ODT CS RAS CAS WE
VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9
DQSL DQSU DML DMU
VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9
DQSL DQSU
RESET ZQ
VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
NC#J1 NC#L1 NC#J9 NC#L9
B2 D9 G7 K2 K8 N1 N9 R1 R9
[3] [3]
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
ODT CS RAS CAS WE
F3 C7
M_A_DQS_DP M_A_DQS_DP
DQSL DQSU
E7 D3
[3] [3]
B1 B9 D1 D8 E2 E8 F9 G1 G9
DDR3_DRAMRST#
T2
M_A_ZQ4
L8
VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9
DML DMU
G3 B7
M_A_DQS_DN M_A_DQS_DN
VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9
DQSL DQSU
RESET ZQ
R178 240/F_4
J1 L1 J9 L9
NC#J1 NC#L1 NC#J9 NC#L9
100-BALL SDRAM DDR3 RAM _DDR3L
E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
A
PP1350
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9
CK CK CKE
K1 L2 J3 K3 L3
M_A_ODT0 M_A_DIM0_CS0_N M_A_RAS_N M_A_CAS_N M_A_W E_N
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
BA0 BA1 BA2
J7 M_A_DIM0_CK_DDR0_DP K7 M_A_DIM0_CK_DDR0_DN M_A_DIM0_CKE0K9
A1 A8 C1 C9 D2 E9 F1 H2 H9
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15
PP1350
BA0 BA1 BA2
R495 240/F_4
J1 L1 J9 L9
14
BYTE6_48-55
U31
E3 F7 F2 F8 H3 H8 G2 H7
2
[3] [3]
M_A_BS[2:0]
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15
+SMDDR_VREF_DIMM M8 +SMDDR_VREF_DQ0 H1
2
[3]
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
[3] [3] [3] [3] [3] [3] [3] [3]
2
A
M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A
M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A
VREFCA VREFDQ
M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ M_A_DQ
8
BYTE4_32-39
BYTE1_8-15
U30
E3 F7 F2 F8 H3 H8 G2 H7
1
[3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3]
M8 H1
7
BYTE0_0-7
BYTE5_40-47
U9 +SMDDR_VREF_DIMM +SMDDR_VREF_DQ0
6
BYTE7_56-63
1
2
1
1
VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
B2 D9 G7 K2 K8 N1 N9 R1 R9 A1 A8 C1 C9 D2 E9 F1 H2 H9 A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 B
B1 B9 D1 D8 E2 E8 F9 G1 G9
100-BALL SDRAM DDR3 RAM _DDR3L
Micron/MT41K256M16HA-125:E/AKD5JGSTL02 for proto board
Vinafix.com
Hynix AKD5JGST400
DDR3L 1333Mhz 4Gb
AKD5JGST404
DDR3L 1600Mhz 4Gb
Elpida
PP1350
+DDR_VTT_RUN
M_A_RAS_N M_A_CAS_N M_A_W E_N M_A_BS0 M_A_BS1 M_A_BS2 M_A_DIM0_CKE0 M_A_DIM0_CS0_N M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A M_A_A
Distributed around all DRAM devices (CHA and CHB) C104 10u/6.3V_6
C167 10u/6.3V_6
C168 10u/6.3V_6
C99 10u/6.3V_6
C340 10u/6.3V_6
C341 10u/6.3V_6
C295 10u/6.3V_6
C
Place these Caps near each X16 Memory Down C114 1u/6.3V_4
C107 1u/6.3V_4
C153 1u/6.3V_4
C157 1u/6.3V_4
C100 1u/6.3V_4
C116 1u/6.3V_4
C334 1u/6.3V_4
C293 1u/6.3V_4
C305 1u/6.3V_4
C322 1u/6.3V_4
C292 1u/6.3V_4
C329 1u/6.3V_4
C124 1u/6.3V_4
C166 1u/6.3V_4
C122 1u/6.3V_4
C101 1u/6.3V_4
C118 1u/6.3V_4
C150 1u/6.3V_4
R226 R225 R524 R224 R223 R232 R545 R523 R221 R528 R234 R540 R543 R526 R527 R542 R541 R235 R222 R231 R544 R525 R230 R233
PP1350
34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4 34.8/F_4
M_A_ODT0
R189
30/F_4
+DDR_VTT_RUN
M_A_DIM0_CK_DDR0_DP M_A_DIM0_CK_DDR0_DN
R236 R539
26.1/F_4 26.1/F_4 C
M1 solution M1 solution
PP1350
PP1350
+SMDDR_VREF_DQ0 +SMDDR_VREF_DIMM
+DDR_VTT_RUN
C356 1u/6.3V_4
C359 1u/6.3V_4
C354 10u/6.3V_6 +SMDDR_VREF_DQ0
R456
+VREFDQ_SA_M3
*SHORT_6 R468
R187 1.8K/F_4
C144 470p/50V_4
M3 solution
C284 0.022u/16V_4
R486 1.8K/F_4
C300 470p/50V_4
R455 24.9/F_4
R154 24.9/F_4
Place these Caps near Memory Down CA & DQ pin
5.1/F_6
2
2/F_6
C96 0.022u/16V_4
1
*SHORT_6 R153
M3 solution
C142 0.047u/25V_4
1
C326 0.047u/25V_4
2
2
C147 0.047u/25V_4
1
1
1 C321 0.047u/25V_4
2
C146 0.047u/25V_4
2
2
1
1
1 2 C357 1u/6.3V_4
C135 0.047u/25V_4
2
R149
+VREF_CA_CPU
C358 1u/6.3V_4
Vref_DQ
R481 1.8K/F_4
Vref_CA
R184 1.8K/F_4 +SMDDR_VREF_DIMM
1 C129 0.047u/25V_4
S_CLIP2 *SUL-12A2M
S_CLIP4 *SUL-12A2M
Quanta Computer Inc.
1
S_CLIP3 *SUL-12A2M
1
1
S_CLIP1 *SUL-12A2M
1
C123 0.047u/25V_4
2
1 C120 0.047u/25V_4
2
1 C319 0.047u/25V_4
2
C314 0.047u/25V_4
2
2
1
D
1
D
PROJECT : ZHNB Size
Document Number
Date:
Thursday, December 04, 2014
Rev A
DDR3L MEMORY DOWNx16 A 1
2
3
4
5
6
7
Sheet 8
14
of
39
4
3
BYTE1_8-15 BYTE2_16-23
F3 C7
M_B_DQS_DP M_B_DQS_DP
E7 D3
[3] [3]
[4,14]
G3 B7
M_B_DQS_DN M_B_DQS_DN
T2
DDR3_DRAMRST#
DDR3_DRAMRST#
L8
M_B_ZQ1
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9
CK CK CKE ODT CS RAS CAS WE
VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9
DQSL DQSU DML DMU
VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9
DQSL DQSU
RESET ZQ
VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
R496 2CH@240/F_4
1
J1 L1 J9 L9
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
PP1350
BA0 BA1 BA2
2
C
D7 C3 C8 C2 A7 A2 B8 A3
NC#J1 NC#L1 NC#J9 NC#L9
B2 D9 G7 K2 K8 N1 N9 R1 R9
M2 N8 M3
M_B_BS0 M_B_BS1 M_B_BS2
M_B_DIM0_CK_DDR0_DP M_B_DIM0_CK_DDR0_DN M_B_DIM0_CKE0
A1 A8 C1 C9 D2 E9 F1 H2 H9
M_B_ODT0 M_B_DIM0_CS0_N M_B_RAS_N M_B_CAS_N M_B_W E_N
[3] [3]
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
J7 K7 K9 K1 L2 J3 K3 L3 F3 C7
M_B_DQS_DP M_B_DQS_DP
E7 D3
[3] [3]
G3 B7
M_B_DQS_DN M_B_DQS_DN
B1 B9 D1 D8 E2 E8 F9 G1 G9
DDR3_DRAMRST#
T2
M_B_ZQ2
L8
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15 BA0 BA1 BA2
CK CK CKE ODT CS RAS CAS WE DQSL DQSU DML DMU DQSL DQSU
RESET ZQ
R503 2CH@240/F_4
J1 L1 J9 L9
100-BALL SDRAM DDR3 2CH@RAM _DDR3L
Vendor
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
NC#J1 NC#L1 NC#J9 NC#L9
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
D7 C3 C8 C2 A7 A2 B8 A3
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
+SMDDR_VREF_DIMM M8 +SMDDR_VREF_DQ1 H1 M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
PP1350
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9 VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9 VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9 VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
B2 D9 G7 K2 K8 N1 N9 R1 R9
M_B_BS0 M_B_BS1 M_B_BS2
M_B_DIM0_CK_DDR0_DP M_B_DIM0_CK_DDR0_DN M_B_DIM0_CKE0
A1 A8 C1 C9 D2 E9 F1 H2 H9
M_B_ODT0 M_B_DIM0_CS0_N M_B_RAS_N M_B_CAS_N M_B_W E_N
[3] [3]
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
M2 N8 M3
J7 K7 K9 K1 L2 J3 K3 L3 F3 C7
M_B_DQS_DP M_B_DQS_DP
E7 D3
[3] [3]
B1 B9 D1 D8 E2 E8 F9 G1 G9
G3 B7
M_B_DQS_DN M_B_DQS_DN
DDR3_DRAMRST#
T2
M_B_ZQ3
L8
VREFCA VREFDQ A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15 BA0 BA1 BA2
CK CK CKE ODT CS RAS CAS WE DQSL DQSU DML DMU DQSL DQSU
RESET ZQ
R208 2CH@240/F_4
100-BALL SDRAM DDR3 2CH@RAM _DDR3L
J1 L1 J9 L9
NC#J1 NC#L1 NC#J9 NC#L9
15
U12
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7 DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
+SMDDR_VREF_DIMM M8 +SMDDR_VREF_DQ1 H1 M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
PP1350
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9 VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9 VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9 VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
B2 D9 G7 K2 K8 N1 N9 R1 R9
M2 N8 M3
M_B_BS0 M_B_BS1 M_B_BS2
M_B_DIM0_CK_DDR0_DP M_B_DIM0_CK_DDR0_DN M_B_DIM0_CKE0
A1 A8 C1 C9 D2 E9 F1 H2 H9
K1 L2 J3 K3 L3
M_B_ODT0 M_B_DIM0_CS0_N M_B_RAS_N M_B_CAS_N M_B_W E_N
[3] [3]
A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9
J7 K7 K9
F3 C7
M_B_DQS_DP M_B_DQS_DP
E7 D3
[3] [3]
B1 B9 D1 D8 E2 E8 F9 G1 G9
G3 B7
M_B_DQS_DN M_B_DQS_DN
DDR3_DRAMRST#
T2
M_B_ZQ4
L8
VREFCA VREFDQ
100-BALL SDRAM DDR3 2CH@RAM _DDR3L
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
VDD#B2 VDD#D9 VDD#G7 VDD#K2 VDD#K8 VDD#N1 VDD#N9 VDD#R1 VDD#R9
CK CK CKE ODT CS RAS CAS WE DQSL DQSU
VDDQ#A1 VDDQ#A8 VDDQ#C1 VDDQ#C9 VDDQ#D2 VDDQ#E9 VDDQ#F1 VDDQ#H2 VDDQ#H9
DML DMU
VSS#A9 VSS#B3 VSS#E1 VSS#G8 VSS#J2 VSS#J8 VSS#M1 VSS#M9 VSS#P1 VSS#P9 VSS#T1 VSS#T9
DQSL DQSU
RESET ZQ
NC#J1 NC#L1 NC#J9 NC#L9
E3 F7 F2 F8 H3 H8 G2 H7 D7 C3 C8 C2 A7 A2 B8 A3
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
[3] [3] [3] [3] [3] [3] [3] [3]
D
PP1350
BA0 BA1 BA2
R181 2CH@240/F_4
J1 L1 J9 L9
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15
2
K1 L2 J3 K3 L3
M_B_ODT0 M_B_DIM0_CS0_N M_B_RAS_N M_B_CAS_N M_B_W E_N
M_B_DIM0_CS0_N M_B_RAS_N M_B_CAS_N M_B_W E_N
[3] [3]
J7 K7 K9
M_B_DIM0_CK_DDR0_DP M_B_DIM0_CK_DDR0_DN M_B_DIM0_CKE0
M_B_DIM0_CK_DDR0_DP M_B_DIM0_CK_DDR0_DN M_B_DIM0_CKE0
[3] [3] [3] [3]
M2 N8 M3
M_B_BS0 M_B_BS1 M_B_BS2
DQU0 DQU1 DQU2 DQU3 DQU4 DQU5 DQU6 DQU7
M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A
VREFCA VREFDQ
BYTE7_56-63
U11
E3 F7 F2 F8 H3 H8 G2 H7
2
[3] [3] [3]
M_B_BS[2:0]
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10/AP A11 A12/BC A13 A14 A15
+SMDDR_VREF_DIMM M8 +SMDDR_VREF_DQ1 H1
1
[3]
N3 P7 P3 N2 P8 P2 R8 R2 T8 R3 L7 R7 N7 T3 T7 M7
DQL0 DQL1 DQL2 DQL3 DQL4 DQL5 DQL6 DQL7
[3] [3] [3] [3] [3] [3] [3] [3]
2
D
M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A
M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A
VREFCA VREFDQ
M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ M_B_DQ
BYTE4_32-39
BYTE3_24-31
U28
E3 F7 F2 F8 H3 H8 G2 H7
1
[3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3] [3]
M8 H1
1
BYTE0_0-7
BYTE6_48-55
U29 +SMDDR_VREF_DIMM +SMDDR_VREF_DQ1
2
BYTE5_40-47
1
5
VSSQ#B1 VSSQ#B9 VSSQ#D1 VSSQ#D8 VSSQ#E2 VSSQ#E8 VSSQ#F9 VSSQ#G1 VSSQ#G9
B2 D9 G7 K2 K8 N1 N9 R1 R9 A1 A8 C1 C9 D2 E9 F1 H2 H9 A9 B3 E1 G8 J2 J8 M1 M9 P1 P9 T1 T9 C
B1 B9 D1 D8 E2 E8 F9 G1 G9
100-BALL SDRAM DDR3 2CH@RAM _DDR3L
P/N
Micron/MT41K256M16HA-125:E/AKD5JGSTL02 for proto board Hynix
AKD5JGETW04
DDR3L 1600Mhz 4Gb
Elpida
AKD5JGST407
DDR3L 1600Mhz 4Gb
Micron
AKD5JGSTL10
DDR3L 1600Mhz 4Gb
Vinafix.com
+DDR_VTT_RUN
M_B_RAS_N M_B_CAS_N M_B_W E_N M_B_BS0 M_B_BS1 M_B_BS2 M_B_DIM0_CKE0 M_B_DIM0_CS0_N M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A M_B_A
PP1350
C164 C169 C338 C70 C339 2CH@10u/6.3V_6 2CH@10u/6.3V_6 2CH@10u/6.3V_6 2CH@10u/6.3V_6 2CH@10u/6.3V_6
C294 2CH@10u/6.3V_6
Place these Caps near each X16 Memory Down B
C125 2CH@1u/6.3V_4
C330
C109 C71 C67 C66 C65 C110 C145 2CH@1u/6.3V_4 [email protected]/6.3V_4 [email protected]/6.3V_4 2CH@1u/6.3V_4 [email protected]/6.3V_4 [email protected]/6.3V_4 2CH@1u/6.3V_4
C103
C163
C309
C121
2CH@1u/6.3V_4 2CH@1u/6.3V_4
C111
C315 2CH@1u/6.3V_4
C112
C162
C102
2CH@1u/6.3V_4 2CH@1u/6.3V_4
C304 2CH@1u/6.3V_4
2CH@1u/6.3V_4
C155
C303
C308
2CH@1u/6.3V_4 2CH@1u/6.3V_4
C320 2CH@1u/6.3V_4
2CH@1u/6.3V_4
PP1350
[email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4 [email protected]/F_4
M_B_ODT0
R190
2CH@30/F_4
+DDR_VTT_RUN
M_B_DIM0_CK_DDR0_DP M_B_DIM0_CK_DDR0_DN
R242 R532
[email protected]/F_4 [email protected]/F_4 B
2CH@1u/6.3V_4 2CH@1u/6.3V_4
C301
2CH@1u/6.3V_4
R246 R245 R531 R530 R533 R227 R522 R529 R534 R535 R537 R240 R238 R239 R237 R241 R536 R520 R244 R521 R229 R243 R228 R538
2CH@1u/6.3V_4
C311 2CH@1u/6.3V_4
2CH@1u/6.3V_4
C317
C328 2CH@1u/6.3V_4
M1 solution
2CH@1u/6.3V_4 PP1350
C316 2CH@1u/6.3V_4
C306
C307 2CH@1u/6.3V_4
2CH@1u/6.3V_4
C333 2CH@1u/6.3V_4
C331 2CH@1u/6.3V_4
C296
Vref_DQ
R163 [email protected]/F_4
C337 2CH@1u/6.3V_4
+SMDDR_VREF_DQ1
2CH@1u/6.3V_4 R466
2CH@0_6
R471
[email protected]/F_6
2
+VREFDQ_SB_M3
1
M3 solution
C290 [email protected]/16V_4
R165 [email protected]/F_4
C108 2CH@470p/50V_4
+DDR_VTT_RUN R480 [email protected]/F_4
1
1
2
1
1
1
C130 C318 C313 C119 C115 [email protected]/25V_4 [email protected]/25V_4 [email protected]/25V_4 [email protected]/25V_4 [email protected]/25V_4
Quanta Computer Inc.
2
2
1
2
Place these Caps near Memory Down CA & DQ pin
+SMDDR_VREF_DQ1
2
A
C134 C138 C324 C136 [email protected]/25V_4 [email protected]/25V_4 [email protected]/25V_4 [email protected]/25V_4
1
C180 2CH@10u/6.3V_6
2
C185 C186 2CH@1u/6.3V_4 2CH@1u/6.3V_4
1
C182
2CH@1u/6.3V_4
2
C183 2CH@1u/6.3V_4
2
C355
2CH@1u/6.3V_4
2
C184 A
2CH@1u/6.3V_4
1
+SMDDR_VREF_DIMM
PROJECT : ZHNB Size
Document Number
Date:
Thursday, December 04, 2014
Rev A
DDR3L MEMORY DOWNx16 B 5
4
3
2
1
Sheet
15
of
39
1
2
LVDS Power(LDS)
6 4
A
[2,26]
PCH_EDP_VDD_EN
R94
*Short_4
R77
*0_4
3 R87
IN
OUT
IN
GND
ON/OFF
GND
1
LCDVCC_1
R76
2
C82
C76
5
*0.1u/10V_4
*2.2u/6.3V_6
[2] [26]
1000p/50V_4
16
C16 22u/6.3V_8 [26]
1 *TPL@2N7002K
D21 *TPL@RB500V-40
R104
*0_4
PCH_BL_PWM
R93
*Short_4
[2]
R98
DP_UTIL
eDP
R85
[26]
R21
*0_4
*SHORT_6 *SHORT_6
CN3 LCD_VIN
EC_BL_PWM_CONN EC_BL_EN_CONN R425 *Short_4 EDP_HPD_CONN
*0.1u/10V_4
*100K_4
EC_BL_EN
R51
*Short_4 EC_BL_EN_CONN
PCH_BL_EN
R66
*0_4
[2] [2]
EDP_HPD EDP_AUXN EDP_AUXP
[2] [2]
R60
TP_INT
*TPL@10K_4
R107 R103
VIN
C64
[2]
R325 *TPL@10K_4
2 3 Q10
EDP_TXP0 EDP_TXN0
C264 C263
0.1u/16V_4 EDP_AUXN_C 0.1u/16V_4 EDP_AUXP_C
C261 C259
0.1u/16V_4 EDP_TXP0_C 0.1u/16V_4 EDP_TXN0_C
20141126 EOD parts, change PN.
*100K_4
LCDVCC
CCD
PP3300_PCH_SUS
USBP2+_R USBP2-_R
*TPL@RB500V-40 SOC3V3_RSTOUT_L
D22
CCD_PWR [26]
R13
TP_SHDN_L
TOUCHPANEL_PWR_R
*Short_4
CCD(CCD)
Touch Panel
CCD power(CCD)
C393 L12 R14 100K_4
[9] [9]
USBP2+ USBP2-
C
4 1
4 1
3 2
3 2
PP5000
USBP2+_R USBP2-_R
R23
1U/6.3V_4
C11
C10
*10p/50V_4
1000p/50V_4
*SHORT_6
20141201 Stuff L12, remove R371/R372.
D
TOUCHPANEL_PWR_R B2
C8
IN
34 33 32 31
34 33 32 31
20140827 Change CN3 footprint.
C
PP3300_PCH_SUS
TP_PWR
Vinafix.com
R337
*0_4
R346 *4.7K_4
R338 *4.7K_4
Q13
1
6
I2C1_SDA_GPIO6_CONN
0.5A OUT
EN GND
A1
R41
2
*SHORT_6
C12
B1
[10,28] [10,28]
C19
1U/6.3V_4
*TPL@10p/50V_4
I2C1_SDA_GPIO6 I2C1_SCL_GPIO7
PP3300_PCH D
4
3
I2C1_SCL_GPIO7_CONN
Quanta Computer Inc.
TPL@1000p/50V_4
5
TPS22930
PROJECT : ZHNB *PJT138K R347
Size
Document Number
*0_4
2
3
4
5
Rev A
LVDS/CCD/DMIC/TS Thursday, December 04, 2014
Date: 1
B
Touch Panel level shift(TPS)
U2
A2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
0.5A
20140821 Q13 FET change to PJT138K. 20141125 Change Q13 to un-stuff.
PP3300_DSW
*0_6
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30
LCD CONN
CCD_PWR
C7
R361
SOC3V3_RSTOUT_L TP_INT I2C1_SDA_GPIO6_CONN I2C1_SCL_GPIO7_CONN PP5000_TS
*15p/50V_4
20140821 Reserve C393 capacitor. 20141125 Change R361 to un-stuff. because no touch panel.
DLW21HN900SQ2L_C/330mA/90ohm
PP3300_DX
A
EC_BL_PWM_CONN
EC_BL_PWM
PP3300_PCH_SUS
[2,26]
TOUCH_RST_L
C72
4.7u/25V_8
0.01u/16V_4
PP3300_PCH_SUS
TOUCH_INT_L_DX
C81
LVDS CONN (follow zqk) DFHS40FS095 DFHS40FS063 footprint gs12401-1011-40p-r-nh-smt
[2,26]
TOUCH_INT_L
8
C38 0.1u/10V_4
20140912 EOD parts, change PN.
20140821 Q13 FET change to PJT138K 20141125 Change TPS to un-stuff, because no touch panel.
7
*SHORT_8 C28
G5243AT11U
Touch Panel INT/RST(TPS) [10]
6
LCD_VIN
LCDVCC
100K_4
B
5
LVDS(LDS) U5
1u/6.3V_4
EC_EDP_VDD_EN
4
PP3300_DX
C85
[26]
3
6
7
Sheet
16 8
of
39
5
4
3
2
1
17
D
PIN7 OD PIN14 OD PIN19 OD PIN22 OD PIN28 OD PIN30 OD PIN37 OD PIN38 OD
Debug Port(DBG)
PIN39 PIN41 PIN43 PIN44 PIN45 PIN46 PIN47 PIN48
OD OD OD OD OD OD OD OD
CN11 SPI_CS#_BIOS SPI_DO_BIOS SPI_HOLD#_BIOS
[8]
PCH_SPI_CS0#_R [8] PCH_SPI_SO_R [8] SPI_HOLD#_BIOS C
[20,26]
PCH_UART_TXD [28] SD_CDZ [26] EC_JTAG_TCK [26] EC_JTAG_TMS [26] EC_JTAG_TDO
R555
PCH_UART_TXD *Short_4 GPIO_SD_DECT EC_JTAG_TCK EC_JTAG_TMS EC_JTAG_TDO
PP3300_EC [20,26]
EC_UARTTX
[18] HDMI_MB_HP [4,26,29,32] H_PROCHOT#
R563 10_4 10_4
EC_UART_TXD
*Short_4 R564 R565
GPO_HPD GPIO_PROC_HOT#
B
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50
D
PIN49 OD PIN50 OD
SPI_CLK_BIOS SPI_DI_BIOS
PCH SPI
PCH_SPI_CLK_R PCH_SPI_SI_R
[8] [8]
+3V_PCH_ME
GPIO_EC_RST# PCH_UART_RXD GPIO_PWR_BTN# EC_JTAG_TDI EC_JTAG_RTCK GPIO_REC_MODE_L EC_UART_RXD
Vinafix.com
PCH UART R557
10_4
R559
*Short_4
EC JTAG 10_4
R560
R284
*Short_4
R561 R562
10_4 *Short_4
C
EC_RST# [25,26] PCH_UART_RXD [20,26] PP3300_EC PWR_BTN_L EC_JTAG_TDI
[13,25,26] [26] EC_JTAG_TCK
SYS_RESET# RECOVERY_L EC_UARTRX
[7,13] [26] [20,26]
PP3300_EC
EC UART
GPIO_SPI_WP
GPIO_SPI_WP LID_OPEN_L
[8] [26,27] B
AXK750347G
A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
Google Debug Date: 5
4
3
Thursday, December 04, 2014 2
Sheet
17
of 1
39
A
5
4
3
HDMI Cost Reduced level shift (HDM)
2
1
HDMI connector (HDM)
18
CN5
C276 C279
0.1u/16V_4 0.1u/16V_4
INT_HDMITX0N_C INT_HDMITX0P_C
C271 C269
0.1u/16V_4 0.1u/16V_4
INT_HDMICLK+_C INT_HDMICLK-_C
INT_HDMITX2N_C INT_HDMITX1P_C INT_HDMICLK+_C INT_HDMICLK-_C
R445 R443
*Short_4 *Short_4
INT_HDMICLK+_CONN INT_HDMICLK-_CONN
INT_HDMITX1N_C INT_HDMITX0P_C INT_HDMITX0N_C INT_HDMICLK+_CONN
1
R134
R127
R119
R138
R129
470_4
470_4
470_4
470_4
470_4
470_4
PP5000
3
IN
OUT GND
1 2
HDMI_5V R100
*Short_4
HP_DET_CN
INT_HDMICLK+_CONN INT_HDMICLK-_CONN
D
23 21
RV1 *5V/0.2p_4
C83
C270
*1000p/50V_4
*1000p/50V_4
C
20140827 Change CN5 footprint.
1
R111 470_4 1 2
D24 *14V/100p_4 2
2N7002K R464 *100K/F_4
C268 *220p/50V_4
20 22
ABA-HDM-022-P05
1
R116 470_4 1 2
2
C
HDMI_MB_HP
SHELL1 D2+SHELL3 D2 Shield D2D1+ D1 Shield D1D0+ D0 Shield D0CK+ CK Shield CKCE Remote NC DDC CLK DDC DATA GND +5V HP SHELL4 DET SHELL2
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
AP2331SA-7 Q19
PP3300_HDMI
HDMI_DDCCLK_MB HDMI_DDCDATA_MB Q15
2
R142
3
2
1
INT_HDMICLK-_CONN
Layout Notes: 20141126 EOD parts, change PN. Place decoupling CAPs close to Connector
2
INT_HDMICLK+ INT_HDMICLK-
INT_HDMITX1N_C INT_HDMITX1P_C
1
[2] [2]
0.1u/16V_4 0.1u/16V_4
2
INT_HDMITX0N INT_HDMITX0P
C272 C273
INT_HDMITX2P_C
1
[2] [2]
INT_HDMITX2N_C INT_HDMITX2P_C
2
INT_HDMITX1N INT_HDMITX1P
0.1u/16V_4 0.1u/16V_4
1
[2] [2]
C274 C277
2
D
INT_HDMITX2N INT_HDMITX2P
1
[2] [2]
PP3300_HDMI
D6 RB500V-40 R117 *Short_4
[2]
R124
HDMI_DDCCLK_SW
2
R123 2.2K_4
B
Q18 BSN20
1
HDMI_DDCCLK_COM *Short_4
INT_HDMITX2P_C R133
3
PP5000Follow PP3300_HDMI
A
[2]
R109
HDMI_DDCDATA_SW
HDMI_DDCDATA_COM *Short_4
2.2K
Vinafix.com R122
CRB 1.0 change to
R102 *Short_4
R457
[2]
1
INT_HDMI_HPD
3 Q14 2N7002K
R419 20K_4
INT_HDMICLK+_CONN
BSN20 3
R99 2.2K_4
R114 HDMI_DDCDATA_MB
*100/F_4 INT_HDMICLK-_CONN A
Follow CRB 1.0 change to 2.2K
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
HDMI Date: 5
4
[17]
HDMI_MB_HP
*100/F_4 INT_HDMITX0N_C
Q16 2
R431 1M_4
*100/F_4
INT_HDMITX1N_C
B
HDMI_MB_HP
INT_HDMITX1P_C
INT_HDMITX0P_C
D5 RB500V-40
1
R422 *Short_4
INT_HDMITX2N_C HDMI_DDCCLK_MB
PP3300_HDMI
R108 2.2K_4
*100/F_4
R120 2.2K_4
PP3300_HDMI
1
*0_6
2
*SHORT_6
R86
HDMI-detect (HDM)
2
LCDVCC
R95
PP3300_HDMI
PP3300_HDMI
PP3300_DX
EMI (EMC)
PP5000
PP3300_HDMI
HDMI DDC (HDM)
3
2
Thursday, December 04, 2014
Sheet 1
18
of
39
1
2
3
4
5
6
7
8
WLAN\BT LGA Combo Card
19
A
A
2014.08.25 Change capacitor value.
R216 10K/J_4
(RF_On High) [10] [10,26,35]
[7]
PCH_SUSCLK
[26]
WLAN_OFF_L
R167
*Short_4RF_OFF
25 26
PCIE_CLKREQ_WLAN#_Q
27
R217
PLTRST#
28
*Short_4
2
[7,13,21,22,26]
24
WLAN_WAKE_L
WLAN_WAKE_L PP3300_WLAN_EN
PCH_SUSCLK
[9]
PCIE_CLKREQ_WLAN#
1
3 2N7002K Q4
R215 10K/J_4
[9]
CLK_PCIE_WLANN
[9]
CLK_PCIE_WLANP
[9]
PCIE_RX3-_WLAN
[9]
PCIE_RX3+_WLAN [9] [9]
30 31 C396
0.1u/16V_4
PCIE_RX3-
33
C397
0.1u/16V_4
PCIE_RX3+
34
PCIE_TX3-_WLAN PCIE_TX3+_WLAN
2014.08.26 Swap TX/RX, and RX add capacitor.
20141126 EOD parts, change PN.
37
40 41 42 43
C
44 45 46 47 48 49
C95 10u/6.3V_6
C398 0.1u/10V_4
C394 1U/6.3V_4
RF_OFF
R631
*100K_4
BT_OFF
R632
*100K_4
C93 *0.1u/10V_4
89 88 87 86 85 84 83 82 81 GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND GND
SUSCLK_32KHz W_DISABLE# PEWAKE# CLKREQ# PERST# REFCLKN0 REFCLKP0 PETN0 PETP0
USB_D+
Vinafix.com 36
39
+WL_VDD
3.3V 3.3V 3.3V 3.3V
GND GND GND GND GND GND GND GND GND
1 2 68 69
+WL_VDD
B
U27
GND_G35 GND_G34 GND_G33 GND_G32 GND_G31 GND_G30 GND_G29 GND_G28 GND_G27 GND_G26 GND_G25 GND_G24 GND_G23 GND_G22 GND_G21 GND_G20 GND_G19 GND_G18 GND_G17 GND_G16 GND_G15 GND_G14 GND_G13 GND_G12 GND_G11 GND_G10 GND_G9 GND_G8 GND_G7 GND_G6 GND_G5 GND_G4 GND_G3 GND_G2 GND_G1
+WL_VDD
127 126 125 124 123 122 121 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93
+WL_VDD
PERN0
USB_D-
PERP0
LED#1
CLINK_CLK
LED#2
CLINK_DATA W_DISABLE#2 CLINK_RST PCMCLK SDIO_RESET PCMOUT SDIO_WAKE PCMIN SDIO_DAT3 PCMFR1 SDIO_DAT2 UART_RTS SDIO_DAT1 UART_RX SDIO_DAT0 UART_TX SDIO_CMD UART_CTS SDIO_CLK
2014.08.27 Add 100K resistance pulldown.
B
2014.09.02 100K resistance pulldown mark 「*」.
66 65 62
WLAN_LED1#
61
WLAN_OFF
60
BT_OFF
R161
USBP3+
[9]
USBP3-
[9]
TP45 TP44 *Short_4
58
WLAN_DISABLE_L
[10]
(BT_On High)
57 C
56 55 54 53 52 51 50
4 5 6 7 8 9 10 11 12 13 15 16 18 19 21 22 63 90 91 92
NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC NC
UART_WAKE
80 79 78 77 76 75 74 73 72 71 70 67 64 59 38 35 32 29 23 20 17 14 3
7260SDW
20140820 On board IC change to same as ZS8 connector 20140822 Return to another wifi onboard module 7260SDW 20140826 Change wifi onboard module 7260SDW footprint
D
D
20140909 Change wifi onboard module 7260SDW footprint 20141014 Change wifi onboard module 7260SDW PN.
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
WIFI / BT Date: 1
2
3
4
5
6
Thursday, December 04, 2014 7
Sheet
19
of 8
38
5
4
NGFF SSD connector.
3
2
1
20
PP3300_DX +3V_SATA
1.5A
San Disk SSD Card.
R289
+3V_SATA
*SHORT_8
Close mSATA conn.
+3V_SATA D
20141126 EOD parts, change PN.
C216 C218 *0.1u/10V_4
C373 10u/6.3V_4
C222 0.1U/16V_4
C223 0.1U/16V_4
C224 0.1U/16V_4
D
C383 0.1U/16V_4
*10U/6.3V_8
rating = 1000mA @ 128G
+3V_SATA
CN14 R580
B
[17,26] [17,26]
PCH_UART_TXD PCH_UART_RXD
[17,26] [17,26]
EC_UARTTX EC_UARTRX
[8] [8]
SATA_RXP0_SSD SATA_RXN0_SSD
[8] [8]
SATA_TXN0_SSD SATA_TXP0_SSD
*Short_4 SSD_PRESENCE
R589 R588
*0_4 *0_4
R587 R586
*0_4 *0_4
C379 C381
0.01u/25V_4 0.01u/25V_4
SATA_RXP0_C SATA_RXN0_C
C380 C382
0.01u/25V_4 0.01u/25V_4
SATA_TXN0_C SATA_TXP0_C
20140912 EOD parts, change PN.
0_4
IFDET
Module Type
0
SSD - SATA
1
SSD - PCIE
IFDET
C
NGFF PRESENCE GND NC NC NC NC NOTCH NOTCH NOTCH NOTCH SSD GND NC NC GND NC NC GND NC NC GND SATA B+ SATA BGND SATA ASATA A+ GND NC NC GND NOTCH NOTCH NOTCH NOTCH NC PEDET GND GND GND
3.3Vaux 3.3Vaux NC NC DAS NOTCH NOTCH NOTCH NOTCH NC NC NC NC NC NC NC NC NC DEVSLP NC NC NC NC NC NC NC NC MFG_DATA MFG_CLK NOTCH NOTCH NOTCH NOTCH SUSCLK(32KHz) 3.3Vaux 3.3Vaux 3.3Vaux
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74
DAS
TP124
Vinafix.com
76 77
R581
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75
DEVSLP0
DEVSLP
R577
[10]
*10K_4
B
GND GND
C
NGFF CONN_SSD
A
A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
NGFF SSD Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
20
of
39
5
6
7
PP3300_DSW +3V_LTE
1 2
C132
[9] [9]
R201 R207
USBP0+ USBP0-
USBP0+_R USBP0-_R
*0_4 *0_4
TP133 [10]
R263
LTE_WAKE_L
B
[7,13,19,22,26]
[9] [9]
PCIE_RX2-_NGFF PCIE_RX2+_NGFF
[9] [9]
PCIE_TX2-_NGFF PCIE_TX2+_NGFF
[9] [9]
CLK_PCIE_NGFFN CLK_PCIE_NGFFP
R251
PLTRST#
LTE_WAKE_L_R
*0_4
PLTRST#_3G
*0_4
TP134
1 3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 73 75
C189
CONFIG_3 3.3Vaux GND 3.3Vaux GND Power_On_Off USB_D+ W_DISABLE# USB_DLED# GND NC NC NC NC NC NC NC NC RESERVED CONFIG_0 RESERVED Wake_On_WWAN# RESERVED BODYSAR_N GPS_DISABLE# GND RESERVED NC UIM-RESET NC UIM-CLK GND UIM-DATA NC UIM-PWR NC NC GND RESERVED NC RESERVED NC RESERVED GND RESERVED NC RESERVED NC NC GND NC NC NC NC NC GND NC ANTCTL0 RESERVED ANTCTL1 RESERVED ANTCTL2 RESERVED ANTCTL3 SIM_DET Reset# NC CONFIG_1 3.3Vaux GND 3.3Vaux GND 3.3Vaux CONFIG_2
R218 *3G@10K_4
R219 *3G@10K/J_4
2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 74
4
PP5000_DSW C141
R248
*0_4
LTE_DISABLE_L
[10]
PLTRST#
R507
*3G@0_4
USB_SEL
7 6 5 4 10 8
76 77
*3G@33p/50V_4
D+ DM+ M-
1 2
Y+ Y-
SEL OE#
+3V_LTE
+ C365
C353
[10,26]
R182
PP3300_LTE_EN
LTE_PWREN_R
*0_4
*3G@100U/6.3V_1206
B
C133
R170 *100K_4 R508 *3G@10K_4
*[email protected]/25V_4
Place near NGFF connector 20130109 Add 3G SIM card hot swap circuit.
USB_SEL +3V_LTE
C151
Peak:2.75A Normal:1.1A
C221
2nd source: CH4471K9B03
C220
C170
C219
C174
C152
+3V_LTE
*3G@LOTES_APCI0019-P00*A
*3G@22u/6.3V_8 *3G@1u/10V_4 *[email protected]/16V_4 *[email protected]/16V_4 *[email protected]/16V_4 *[email protected]/6.3V_4 *3G@10p/50V_4
CLKREQ_NGFF#
2
R255 *10K/J_4
*10K/J_4 LTE_WAKE_L_R
R256
3
1
C
PCIE_CLKREQ_NGFF#
[9]
*2N7002K
Vinafix.com SIM_DET
13 11
*10K/J_4
*3G@SIM-CONN 1 GND(C5) 2 VCC(C1) 3 VPP(C6) 4 RST(C2) 5 DATA(C7)
GND GND
CLK(C3) D-(C8) D+(C4) CT CD
GND GND
SIM_DET
6 7 8 9 10
Max: 7.5mA (Option) UIM_PWR_R UIM_VPP UIM_RST UIM_DATA
*0_4UIM_PWR
R65
Place 0.1uF near connector's VCC pin
C217
*470P/50V_4
UIM_PWR C77
*3G@33p/50V_4
UIM_DATA C55
*3G@33p/50V_4
UIM_RST
UIM_PWR
UIM_CLK
C56
UIM_CLK UIM_RST C59 *3G@1u/6.3V_4
D
C54
*3G@33p/50V_4
C69
*0_4 *0_4
3
CH1
CH4
VN
VP
CH2
CH3
6
UIM_VPP
5 4
UIM_DATA
*3G@CM1293-04SO UIM_VPP
*[email protected]/16V_4
C53
*3G@33p/50V_4
D
SIM_DET R71 R70
+3V_LTE U4
1 2
*3G@33p/50V_4
12 14
JSIM1
USBP5+ USBP5-
*3G@470p/50V_4
Keep USIM signals max length within 8000mils.
UIM_CLK USBP5-_R USBP5+_R
[9] [9]
A
C154
3
GND
SEL OE# Y+ YX H Hi-ZHi-Z L L M+ MH L D+ D-
Q5
R69
*[email protected]/10V_4
5
SIM_DET
+3V_LTE
+3V_LTE
C156
6
USBP0+_R USBP0-_R
*3G@330u/6.3V_7343
20140827 Change CN8 footprint.
SIM_DET
CT GND
7
+3V_LTE
C
[2]
VBIAS
21
*0_8
9
VCC
TP135
MultiMedia SIM (MNC)
ON
R598
*[email protected]/10V_4
*3G@PI3USB102 PLTRST#_NGFF R280 *3G@0_4 PLTRST# CLKREQ_NGFF# NGFF_WAKE#_R R279 LTE_WAKE_L_R *3G@0_4
VOUT_01
+3V_LTE
8
+3V_LTE
U32 USBP0+ USBP0-
VIN_02
C140
*3G@2200p/50V_4
UIM_VPP UIM_RST UIM_CLK UIM_DATA UIM_PWR
VOUT_02
2
LTE_CFG3
NGFF
3
LTE_PWREN_R
*3G@1U/6.3V_4
CN8
VIN_01
1
*3G@0_4
GND GND
R582 A
8
U13 *3G@TPS22965DSGR
1
NGFF 3G connector
4
2
3
PAD
2
9
1
D4 1
2 *5V/0.2p_4
Quanta Computer Inc.
Un-stuff since EM820W doesn't use Vpp
USBP5+_R USBP5-_R
PROJECT : ZHNB Size
Document Number
Date:
Thursday, December 04, 2014
Rev A
NGFF/ SIM conn 1
2
3
4
5
6
7
Sheet
21 8
of
39
1
2
3
4
20141201 Change TPM power.
TPM (TPM)
4 x100nF (place close to device VDD/GND pins)
R470 2.2_6
TPM_VDD
A
22
PP3300_PCH
A
1
TPM_VDD
C297 0.1U/10V_4
C298 0.1U/10V_4
C288 0.1U/10V_4
2
R467 *20K_4
C287 0.1U/10V_4
U7
TPM_VDD
R469
0_4
6 2
TPM_PP
7
*4.7K_4
0411 FAE : install R80 value is 4K7, and PIN7 wo an internal PD
13 14
VDD[4] VDD[3] VDD[2] VDD[1]
PP NC13
LCLK LFRAME# NC14 LAD3 LAD2 LAD1 LAD0
8
12 3 1
10 5 24 19
NC28
TPM SLB9655
NC12
LRESET#[1] LRESET#[2]
NC3 NC1
SERIRQ NC15
near pin 21 as possible C291
B
*10p/50V_4
21 22
PCLK_TPM [9] LPC_LFRAME#
17 20 23 26
Vinafix.com
NC8
4 11 18 25
C
GPIO NC2
GND[1] GND[2] GND[3] GND[4]
R465
B
TPM_GPIO
LPC_LAD3 LPC_LAD2 LPC_LAD1 LPC_LAD0
[8,26] [8,26] [8,26] [8,26] [8,26]
28
16 9
27 15
TPM_RST_R SERIRQ_R
R148 R491
PLTRST#
*Short_4 *Short_4
[7,13,19,21,26]
IRQ_SERIRQ
[10,26] C
0411 FAE : a 0ohm between pin9 to LRESET signals SLB9655
Quanta Computer Inc.
D
PROJECT : ZHNB Size
Document Number
Rev A
TPM SLB9655 / LED Date: 1
2
3
Thursday, December 04, 2014
Sheet
22 4
of
39
D
5
4
3
2
1
Grounding circuit(ADO)
Codec(ADO)
23
PP3300_RTC
R506
PIN1, PIN4, PIN3, PIN6 are ANALOG
PP3300_DX
Q22 HPR
[24]
HPL
[24]
100K_4
1
6
R501
MIC1-VREFO-R
T5
4
MIC2-VREFO
MIC2-VREFO
CODEC_VREF
C193 0.1u/10V_4
1u/10V_4
C191 10u/6.3V_4 R630
20141112 C193 change to 0.1uF
ADOGND
ADOGND
20141029 Add R620 100K resistance
C181 MIC1_INT_R_C
C188 0.1u/10V_4
10u/6.3V_4 C345
25 AVSS1
27
26 AVDD1
VREF
LDO1-CAP
30
28
29 MIC2-VREFO
31 LINE1-VREFO-L
LINE1-VREFO-R
33
32 HP-OUT-L
CPVEE
HP-OUT-R
35 CBN
PDB
SPDIFO/GPIO2 DGND
1
near Codec
JDREF Sense B Sense A
10u/6.3V_4
T1
22
MIC1_INT_R
21
CN1 1u/10V_6 MIC1_INT_R_C
R511
1u/10V_6 MIC1_INT_L_C
C173
18
SLEEVE
17
RING2
10u/6.3V_4
*22p/50V_4
ADOGND SLEEVE
ADOGND
[24]
RING2
C
[24]
15
CODEC_JDREF
R211
20K/F_4
C238 0.1u/10V_4
ADOGND
14 13
SENSEA
R212
HP_JD#
39.2K/F_4
HP_JD#
[24]
ADOGND
Audio Codec
cap place close to MIC-connector
Digital
C178 1u/10V_4 BEEP_1
Vinafix.com R254
47K_4
BEEP_2
SPKR
PCH_AZ_CODEC_RST# PCH_AZ_CODEC_SYNC
ACZ_SDIN R262
33_4
[8,10]
R247 4.7K_4
100p/50V_4
PCH_AZ_CODEC_RST#
HDA_DVDD-IO
[8] [8]
PCH_AZ_CODEC_SDIN0
[8]
PCH_AZ_CODEC_BITCLK
[8]
PCH_AZ_CODEC_SDOUT
[8]
C190
C187
0.1u/10V_4 10u/6.3V_4
B
*22p/50V_4
Place next to pin 9
ADOGND
Codec PWR 3V/1.5V(ADO)
Codec PWR 5V(ADO) [10]
MIC1-VREFO 2.2K_4
1K_4
16
1.6Vrms
C195
MIC1_INTL1 C239
INT_AMIC_SMD C389
C179
*Short_4 *Short_4 *Short_4 *Short_4 *Short_4 *Short_4 *1000p/50V_4 *1000p/50V_4
R200
1 2
1 2
MIC1_INTL1
20 19
TP58 TP57
R204 R567 R569 R206 R519 R287 C369 C363
1K_4
R510
Place next to pin 1
B
ADOGND DNQTZEA0000 mic-a-m-qtzea01hf-2p-top
C172
MIC1_INT_L
DMIC_CLK_L
DMIC_DAT_L
C199 0.1u/10V_4
LINE2-R
Analog
PCBEEP
10u/6.3V_4 C205
T3
23
Placement near
C192 +AZA_VDD
LINE2-L
PCBEEP
PVDD2
24
12
49
MONO-OUT
RESETB
48
TP59
0.1u/10V_4
SPK-R+
SYNC
47
PD#
Low is power down amplifier output
C367
MIC2-L/RING2
DVDD-IO
46
+5VPVDD
MIC2-R/SLEEVE
SPK-R-
11
45
ALC283
SPK-L-
10
R_SPK+
MIC1-CAP
SDATA-IN
near Codec
NC
SPK-L+
9
44
LINE1-R
PVDD1
8
43
R_SPK-
0.1u/10V_4
LINE2-R
LDO3-CAP
L_SPK-
C368
C
ADOGND
LINE2-L
AVDD2
BIT-CLK
42
7
L_SPK+
6
41
+5VPVDD
SDATA-OUT
Digital
INT MIC array
C346 *1000p/50V_4
ADOGND
LINE1-L
DVSS
40
Analog
+AZA_VDD
DIGITAL
*Short_4 AUDIO_+5V_EN
R192
PP5000_CODEC_EN
+1.5VA
Mute(ADO)
R566
G 1
*1K_4 R193 100K_4
U14 TPS22965DSGR
DIGITAL
20140912 EOD parts, change PN.
1U/6.3V_4 BAS316
PCH_AZ_CODEC_RST#
D27
+3V_ADO
R264
PP3300_DX
*SHORT_6
3
PP5000_DSW
4
C139 0.1u/10V_4
2
*10U/6.3V_8
1
C165 *0.1u/10V_4
VIN_01
VOUT_02
VIN_02
VOUT_01
ON VBIAS
C148
CT PAD
2 AUDIO_+5V_EN
9
A
GND
8
+5V_ADO
L4
HDA_DVDD-IO
R220
*SHORT_6
R252
*SHORT_6
+AZA_VDD
C194
ANALOG
+5VA 1U/6.3V_4
1
HCB1608KF_1.5A_6
*0.047u/25V_4
AVDD1
PP5000
ANALOG
C201
C158 PD#
2
L7
PP1500_PCH_TS
20141118 Change D27 PN.
R568 *10K_4
C160
C327 *1u/10V_4
U16
LDO2-CAP
GPIO1/DMIC-CLK
39
5
10u/6.3V_4
4
C213
34
36
Place next to pin 40
AVSS2
GPIO0/DMIC-DATA
ADOGND
CBP
DVDD
38
3
37
2
ADOGND
Q21 2N7002K
10K_4 PCH_AZ_CODEC_RST#
MIC1_INT_L_C
CPVDD
C372 0.1u/10V_4
R505
100K_4
*1000p/50V_4
10u/6.3V_4
2N7002DW
+5VA
ADOGND
Place next to pin 26
C215
D
*100K_4
2
+AZA_VDD
+1.5VA
RING2
5
1
C202 10u/6.3V_4
C206
1u/10V_4 C200
INT_AMIC-VREFO
placed close to codec
3
[24]
3
2
MIC1-VREFO D
SLEEVE
HCB1608KF_1.5A_6
7
Internal Speaker
20130520: Add R264
A
footprint 88266-040xx-xxx-4p-l
20140912 EOD parts, change PN.
6 R202
*SHORT_6
+5VPVDD
5
40mil for each signal CN12
C159 470p/50V_4
C175
R_SPK+ R_SPKL_SPKL_SPK+
C171
0.1u/10V_4 10u/6.3V_4
0.047u/25V_4
R273 R272 R271 R270
R_SPK+_1 R_SPK-_1 L_SPK-_1 L_SPK+_1
*SHORT_6 *SHORT_6 *SHORT_6 *SHORT_6 C212 *68p/50V_4
C211 *68p/50V_4
C210 *68p/50V_4
C209 *68p/50V_4
1 2 3 4
5 6
Quanta Computer Inc.
SPK_CONN_4P
PROJECT : ZHNB Size
Document Number
Rev A
ALC283/HP/SPK Date: 5
4
3
2
Thursday, December 04, 2014 1
Sheet
23
of
39
5
4
HEADPHONE/Mic combo(ADO)
3
[23]
[23]
RING2
[23]
SLEEVE
SLEEVE
1
24
MIC2-VREFO
MIC2-VREFO
D
RING2
2
R214
R283
2.2K_4
2.2K_4
L21
0_4
RING2_R
L16
0_4
SLEEVE_R
D
CN7 [23]
HPR
HPR
R547
56_4
[23]
HPL
HPL
R553
56_4
HPR-1
L17
*SHORT_6
HPL-1_TIP_SENSE L20
*SHORT_6
4 2 6 5 7 1 3
SLEEVE_R HPR_SYS HP_JD#
C
R548
R554
*1K_4
*1K_4
HP_JD#
C349
C371
2200P/50V_4
*100P/50V_4
C370
C344
2200P/50V_4
*100P/50V_4
ADOGND [23]
HPL_SYS RING2_R
ADOGND
combo jack Normal open COMBOJACK_2SJ3080-003111F DFTJ06FR463
ADOGND
HP_JD#
Normal Open PIN1 --> L PIN2 --> R PIN3 --> GND/MIC PIN4 --> MIC/GND PIN5 --> GND PIN6 --> JD PIN7 --> Shielding
C
SLEEVE_R
D14
1
2
*VPORT 0402 151 MV05
HPR_SYS
D15
1
2
*VPORT 0402 151 MV05
HPL_SYS
D18
1
2
*VPORT 0402 151 MV05
RING2_R
D19
1
2
*VPORT 0402 151 MV05
ESD 2'nd CY00G050B00
B
B
ADOGND
Vinafix.com A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
Audio Headset SW Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
24
of
39
A
5
4
3
K/B (KBC)
2
TOUCHPAD BOARD CONN (TPD)
D
U33
2 3
KB_ROW01
I/O 1
I/O 4
GND
VDD
I/O 2
I/O 3
6 5 4
AZC099 U34 KB_ROW05
1 2 3
KB_ROW06
I/O 1
I/O 4
GND
VDD
I/O 2
I/O 3
6 5 4
2 3
KB_ROW10
KB_ROW03 KB_ROW04 KB_ROW05 KB_ROW06 KB_ROW07 KB_ROW08 KB_ROW09 KB_ROW10 KB_ROW11 KB_ROW12 KB_COL07 KB_COL06 KB_COL05 KB_COL04 KB_COL03
PP5000_DSW [26] [26] KB_ROW08
KB_COL01 KB_COL00
I/O 1
I/O 4
GND
VDD
I/O 2
I/O 3
6
R276
PWR_BTN_L
*Short_4
KB_ROW12
5 4
2 KB_COL07
3
I/O 1
1
KB_COL04
3
KB_COL00
GND
VDD
I/O 2
I/O 3
6 5
I/O 1
I/O 4
GND
VDD
I/O 2
KB_COL06
1 6 2
I2C0_SDA_GPIO4 I2C0_SCL_GPIO5
4
I2C_TP_SDA_R I2C_TP_SCL_R TRACKPAD_INT_L_CONN
3
TP110
5
9 10
Touch_Pad_8P
20140827 Change CN10 footprint.
*2N7002DW R278
D
CN10
8 7 6 5 4 3 2 1
+TPVDD TPCLK_CN TPDATA_CN
*Short_4 R277 R288 R266 R267
TP_PWR PP3300_PCH TP_PWR
TP_PWR
*10K_4 *10K_4 *10K_4 *10K_4
D29 1 D30 1
I2C_TP_SDA_R I2C_TP_SCL_R TPCLK_CN TPDATA_CN
2 *5V/0.2p_4 2 *5V/0.2p_4
R274 TPL@10K_4
I/O 3
6
KB_COL02_SW
DSW [10]
5
3 Q9
TRACKPAD_INT_L
PP5000_DSW
4
1 TPL@2N7002K C
KB_ROW02_SW
[2]
D20 TPL@RB500V-40
TRACKPAD_INT_DX
AZC099
PP5000_DSW
4
DFFC08FR093 50501-0080n-001-8p-l
30mil
1 [10] [10]
*VPORT_6
*Short_4 Q8
U36
2
I/O 4
R286
Touch Panel interrupt
KB_ROW11
U37
D31
C203 0.1u/10V_4
KB_CONN
AZC099
1
25 26
PP5000_DSW
C
KB_COL03
24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
KB_ROW00 KB_ROW01 KB_ROW02_SW KB_ROW03 KB_ROW04 KB_ROW05 KB_ROW06 KB_ROW07 KB_ROW08 KB_ROW09 KB_ROW10 KB_ROW11 KB_ROW12 KB_COL07 KB_COL06 KB_COL05 KB_COL04 KB_COL03 KB_COL02_SW KB_COL01 KB_COL00 KB_PWR_ON_L
2
[26] [26] [26] [26] [26] KB_ROW03 [26] [26] PP5000_DSW [26] [26] KB_ROW04 [26] [26] [26] [26] [26] KB_ROW07 [26]
[13,17,26]
AZC099 U35
1
KB_ROW09
KB_ROW00 KB_ROW01
25
*SHORT_6
2
1
[26] [26]
L6
TP_PWR
CN13
KB_ROW00
1
KB_COL05
KB_PWR_ON_L
D32 1
2 5V/0.2p_4
KB_COL01
D33 1
2 5V/0.2p_4
DX
AZC099
PP5000
2 1 *2N7002K
BATT_EN#
[27,29]
3
CPU FAN1 (THM)
Q33
Check pin define 0321 footprint 88266-040xx-xxx-4p-l
2
BATT_ENABLE
PP5000
PP3300_FAN
Check FAN power leakage R442 1K_4
C198 0.1U/16V_4
*Short_4 ACPRESENT_4137
4 5
KB_COL02_SW
6
EC_RST_L
BATT_ENABLE
EC_IN_RW
AC_PRESENT
KSO_INV
KSI_SW
7
20141119 U17 change part NO. same as 0C7.
5
EC_ENTERING_RW
KSO_SW
GND
KB_ROW02_SW
PW R_BTN_L
PAD_GND
3
13
2
BATT_ENABLE
[26]
VDD
U17 PWR_BTN_L
20141126 EOD parts, change PN.
1
10K_4
[26]
KSI
EC_RST#
11
EC_IN_RW
10
EC_ENTERING_RW
9 8
1
EC_FAN_PWM
Connect to EC reset pin
12
EC_RST# EC_IN_RW
[17,26] [10]
EC_ENTERING_RW
KB_ROW02
[26]
KB_COL02
[26]
R441
R438
10K_4
10K_4 CN4
EC_FAN_TACH
+5V_FAN1
2
R268
PP3300_FAN
1
2N7002K C392 2.2U/6.3V_4
PP3300_RTC
R285
R432 0_8
B
KB_ROW02_SW KB_COL02 EC_IN_RW
Pin 3,5,8,11 Open Drain
ACIN
Q27 *AO3409
2
+5V_FAN1 BATT_EN#
[26,29]
3 Q26
R624 *4.7K_4
1M_4
A
R600 *1M_4
3
R625
4.7K_4 *4.7K_4 *4.7K_4
100K_4
PP3300_RTC
PP3300_RTC
R626 R627 R628
R599
Vinafix.com
HOLELESS RESET 2-CHIP(KBC)
B
FAN_GATED_EN
1
[26]
[26]
3
FAN_PWM_CN1
Q17 MMBT3904-7-F
Connect to GPIO on CPU with PU to GPIO power well Connect to EC pin C5 (must be low when EC IN RESET)
PP3300_DSW
30mil
5 6
FAN_CONN_4P
PP3300_DX R439
*0_4
R436
*Short_4
PP3300_FAN
A
Quanta Computer Inc.
SLG4K4350VTR
co-layout 4K4108 and 4K4137 SLG4K4108 (AL004108000) SLG4K4137 (AL004137000) 4K4137 PIN3 is BATT_ENABLE 4K4137 PIN4 is AC_PRESENT 4
1 2 3 4
PROJECT : ZHNB Size
Document Number
Date:
Thursday, December 04, 2014
Rev A
KB/TP/FAN/HW Reset 3
2
Sheet 1
25
of
39
3
2
PP3300_EC_ANA
PP3300_EC C143
1u/6.3V_4
1u/6.3V_4
0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 0.1U/10V_4 1000p/50V_4 1000p/50V_4 C336
20140912 EOD parts, change PN.
D6 J1 J6 K13
D
PP3300_EC
KB_COL07 KB_COL06 KB_COL05 KB_COL04
RP1 10 9 8 7 6
10K_10P8R 1 KB_COL03 2 KB_COL02 3 KB_COL01 4 KB_COL00 5
[7,13,19,21,22] [8] [10,22]
3
PP1050_PCH
Q3
2
EC_PECI_TX
[4]
H_PECI
43_4
R250
1
2N7002K EC_PECI_RX
R249
C
330_4
[13,17,25]
EC_LPCPD#
PLTRST# EC_SCI_L IRQ_SERIRQ
[25] [25] [25] [25] [25] [25] [25] [25]
KB_COL00 KB_COL01 KB_COL02 KB_COL03 KB_COL04 KB_COL05 KB_COL06 KB_COL07
[25] [25] [25] [25] [25] [25] [25] [25] [25] [25] [25] [25] [25]
KB_ROW00 KB_ROW01 KB_ROW02 KB_ROW03 KB_ROW04 KB_ROW05 KB_ROW06 KB_ROW07 KB_ROW08 KB_ROW09 KB_ROW10 KB_ROW11 KB_ROW12
PWR_BTN_L
[17] [28]
RECOVERY_L FAN_ALERT#
[29]
[10,21] [25]
BAT_TEMP TP49 PP3300_LTE_EN EC_ENTERING_RW
[16] TP_SHDN_L [28] PWR_LED1 [35] PP3300_DX_EN [25] FAN_GATED_EN WLAN_OFF_L
[19] [4] [32]
CPU_PGOOD VCORE_EN [10] IMVP_PWRGD_3V [31] SUSP_VR_EN [5,31] PP1050_PGOOD [30] PP1350_EN [30] PP1350_PGOOD [33,34] PP5000_EN [34] PP5000_PGOOD [34] PP3300_DSW_EN B
[28] [28]
BAT_LED0 PWR_LED0 TP50
[28]
USB2_PWR_EN TP52 TP54
[28] [9]
USB2_OC_L USB_OC2#
R258
*Short_4
TP55 TP56
[29] ICMNT [27] USB1_PWR_EN TP51 [27] [9]
[29] D/C# USB1_OC_L USB_OC0#
[17,25] [28]
EC_RST#
R197
R576
R514
KB_COL00 KB_COL01 KB_COL02 KB_COL03 KB_COL04 KB_COL05 KB_COL06 KB_COL07
G2 G1 H1 H2 B11 B12 C11 A12
KB_ROW00 KB_ROW01 KB_ROW02 KB_ROW03 KB_ROW04 KB_ROW05 KB_ROW06 KB_ROW07 KB_ROW08 KB_ROW09 KB_ROW10 KB_ROW11 KB_ROW12
M13 L12 M5 J12 J13 L5 D8 K6 D4 E4 F5 N5 N6
PWR_BTN_L LID_OPEN_R EC_SPI_WP_D RECOVERY_L FAN_ALERT# PROCHOT_EC BAT_TEMP DC_LED PP3300_LTE_EN EC_ENTERING_RW
M2 M3 L4 N1 F11 E11 B6 A6 C2 C1
TP_SHDN_L PWR_LED1 PP3300_DX_EN FAN_GATED_EN WLAN_OFF_L
B8 N11 A9 C8 D5
BAT_LED0 PWR_LED0 USB2_CTL3 USB2_PWR_EN USB2_ILIM_SEL USB2_STATUS_L USB2_OC_L USB1_CTL1 USB1_CTL2 ICMNT USB1_PWR_EN USB1_ILIM_SEL D/C# USB1_OC_L
B2 B1 A4 B4 A3 B3 F1 F2 E1 E2 A5 B5 A7 B7
EC_BRD_ID1 EC_BRD_ID2 EC_BRD_ID3
K5 M6 L6
EC_RST#_R
G12 G13 G10
*Short_4
0_4
TP47 TP46 C325
EC_RST#_R
PP3300_EC
R518
R205
B13 A13 C12 D11 H12 D12 F13 C13 F12 H13
L2 CPU_PGOOD L1 *0_4 VCORE_EN_R *Short_4 IMVP_PWRGD_3V_R K1 K2 SUSP_VR_EN J3 PP1050_PGOOD H4 PP1350_EN H3 PP1350_PGOOD G4 PP5000_EN A8 PP5000_PGOOD M12 PP3300_DSW_EN
R261 R260
PL3/LPC0AD0/T1CCP1/WT1CCP1 PL2/LPC0AD1/T1CCP0/WT1CCP0 PL1/LPC0AD2/T0CCP1/WT0CCP1 PL0/LPC0AD3/T0CCP0/WT0CCP0 LPC PM5/LPC0CLK PL4/LPC0FRAME_L/T2CCP0/WT2CCP0 PM0/LPC0PD_L/T4CCP0/WT4CCP0 PL5/LPC0RESET_L/T2CCP1/WT2CCP1 PM1/LPC0SCI_L/T4CCP1/WT4CCP1 PM4/LPC0SERIRQ
100K_4
PK0/AIN16/SSI3CLK PK1/AIN17/SSI3FSS PK2/AIN18/SSI3RX PK3/AIN19/SSI3TX PK4/RTCCLK/U7RX PK5/U7TX PK6/FAN0PWM1/WT1CCP0 PK7/FAN0TACH1/WT1CCP1
TO
PP0/T4CCP0 PP1/T4CCP1 PP2/T5CCP0 PP3/T5CCP1 PP4/WT0CCP0 PP5/WT0CCP1 PP6/WT1CCP0 PP7/WT1CCP1 PQ0/WT2CCP0 PQ1/WT2CCP1 PQ2/WT3CCP0 PQ3/WT3CCP1 PQ4/WT4CCP0
KB
PA2/SSI0CLK PA3/SSI0FSS PA4/SSI0RX PA5/SSI0TX PERIPHERAL PB0/T2CCP0/U1RX PB1/T2CCP1/U1TX PB4/AIN10/SSI2CLK/T1CCP0 PB5/AIN11/SSI2FSS/T1CCP1 PD2/AIN13/SSI1RX/SSI3RX/WT3CCP0 PD3/AIN12/SSI1TX/SSI3TX/WT3CCP1 PN1/AIN22 PN6/FAN0PWM4/WT4CCP0 PJ2/T2CCP0/U5RX PJ3/T2CCP1/U5TX PJ4/C2_P/T3CCP0/U6RX
PF0/NMI/SSI1RX/T0CCP0/TRD2 PF1/SSI1TX/T0CCP1/TRD1 PF2/NMI/SSI1CLK/T1CCP0/TRD0 PF3/SSI1FSS/T1CCP1/TRCLK PF4/T2CCP0/TRD3 PF5/T2CCP1 PF6/I2C2SCL/T3CCP0 PF7/I2C2SDA/T3CCP1 PCH PG0/I2C3SCL/T4CCP0 PG1/I2C3SDA/T4CCP1 PG2/I2C4SCL/T5CCP0 PG3/I2C4SDA/T3CCP1 PG4/I2C1SCL/U2RX/WT0CCP0 PG5/I2C1SDA/U2TX/WT0CCP1 PG6/I2C5SCL/WT1CCP0 PG7/I2C5SDA/U2TX/WT1CCP0 PH0/SSI3CLK/WT2CCP0 PH1/SSI3FSS/WT2CCP1 PH2/FAN0PWM5/SSI3RX/WT5CCP0 PH3/FAN0TACH5/SSI3TX/WT5CCP1 PM2/LPC0CLKRUN_L/T5CCP0/WT5CCP0 PL6/T3CCP0/WT3CCP0 PL7/T3CCP1/WT3CCP1 PN2/FAN0PWM2/WT2CCP0 PN3/FAN0TACH2/WT2CCP1 PN4/FAN0PWM3/WT3CCP0 PN5/FAN0TACH3/WT3CCP1
FAN INTF
PJ7/PECI0RX PJ6/PECI0TX
PECI
PM3/T5CCP1/WT5CCP1 PM6/FAN0PWM0/WT0CCP0 PM7/FAN0TACH0/WT0CCP1 PN7/FAN0TACH4/WT4CCP1 PJ0/T1CCP0/U4RX PJ1/T1CCP1/U4TX PJ5/C2_M/T3CCP1/U6TX
PA0/U0RX PA1/U0TX
UART
JTAG
PC0/SWCLK/T4CCP0/TCK PC1/SWDIO/T4CCP1/TMS PC3/SWO/T5CCP0/TDO PC2/T5CCP1/TDI NC VBAT WAKE_L XOSC1 XOSC0 GNDX
CTRL
GNDA1 GNDA2 GND1 GND2 GND3 GND4 GND5 GND6 GND7 GND8 GND9 GND10
BRD ID
OSC0 OSC1 RST_L
*100K_4 100K_4
[8]
R175 R174 R210 R259 R177 R504 R173 R10
20140912 EOD parts, change PN.
10K_4 10K_4 *10K_4 10K_4 10K_4 10K_4 10K_4 10K_4
26
C351 0.1U/10V_4
C348 0.1U/10V_4
[17,27]
ECGND
EC_SMB1_CLK EC_SMB1_DATA EC_SMB2_CLK EC_SMB2_DATA
M9 N9 L10 K10 L9 K9 N8 M8 L8 K8 N7 M7 K7 L7 N4 N3 K3 K4 J4 J2 G11 E12 E13
PCH_WAKE_L PCH_RSMRST_L NMI_DBG_L PCH_SUSACK_L EC_SMI_L PCH_PWROK PCH_RTCRST PCH_SRTCRST PCH_DPWROK PCH_HDA_SDO PCH_SUSWARN_L PCH_SLP_SUS_L PCH_UART_RXD_R PCH_UART_TXD_R PCH_SLP_S0_L PCH_SLP_S3_L PCH_PWRBTN_L PCH_SLP_S5_L SYS_PWROK EC_ACIN LPC_CLKRUN_L EC_RCIN_L_R PCH_BL_PWM_R
G3 D10 L11 N12
EC_FAN_PWM EC_FAN_TACH BAT_LED1
C4 C6 H10 H11 L13 M11 C9 B9 C5
ECGND EC_SMB0_CLK EC_SMB0_DATA
F4 F3
LID_OPEN_R
C360 0.01U/16V_4
E10 EC_SMB0_CLK D13 EC_SMB0_DATA M4 N2
C352 0.01U/16V_4
PP3300_RTC
[25,29]
D3 RB500V-40
10K_4 D
LID_OPEN_L D16
ACIN
ACIN
LID_OPEN_L R282
[29] [29]
RB500V-40
EC_ACIN
C196 0.1U/10V_4
EC_SMB2_CLK EC_SMB2_DATA PCH_WAKE_L PCH_RSMRST_L
R558 R512
SM BUS/I2C PU(KBC) PP3300_EC
BATT and CHARGER / LCD BL EC_SMB0_CLK EC_SMB0_DATA
R185 R186
4.7K_4 4.7K_4
R209 R213
4.7K_4 4.7K_4
PP3300_DX
Light BAR EC_SMB1_CLK EC_SMB1_DATA
PP3300_DX
THERMAL SENSOR R498 R499
EC_SMB2_CLK EC_SMB2_DATA
EC_FAN_PWM [25] EC_FAN_TACH [25] BAT_LED1 [28]
C
4.7K_4 4.7K_4
H_PROCHOT#
TP48
[4,17,29,32]
Q24
EC_PECI_RX EC_PECI_TX
2
PROCHOT_EC
PCH_BL_EN_R EC_BL_PWM EC_BL_EN TOUCH_RST_L PP3300_WLAN_EN PCH_EDP_VDD_EN_R EC_EDP_VDD_EN
*100K_4
[7]
LPC_CLKRUN_L [7] EC_RCIN_L [10] PCH_BL_PWM [2,16]
0_4 *0_4
R199
D/C#
[7]
PCH_SUSACK_L [7] EC_SMI_L [8] PCH_PWROK [5,7] PCH_RTCRST [8,13] PCH_SRTCRST [8] PCH_DPWROK [7] PCH_HDA_SDO [8] PCH_SUSWARN_L [7] PCH_SLP_SUS_L [7,35] PCH_UART_RXD [17,20] PCH_UART_TXD [17,20] PCH_SLP_S0_L [7,13] PCH_SLP_S3_L [7,13,30,31,33,35] PCH_PWRBTN_L [7] PCH_SLP_S5_L [7,13,30,35] SYS_PWROK [5,7,13]
*Short_4 *Short_4
R578 R172
[28] [28]
2N7002K
R265
R502
*Short_4
R198
PCH_BL_EN [2,16] EC_BL_PWM [16] EC_BL_EN [16] TOUCH_RST_L [16] PP3300_WLAN_EN [10,19,35] PCH_EDP_VDD_EN [2,16] EC_EDP_VDD_EN [16]
*Short_4
L3 M1
EC_UART0_RX EC_UART0_TX
EC_UARTRX EC_UARTTX
C10 A10 A11 B10
EC_JTAG_TCK EC_JTAG_TMS EC_JTAG_TDO EC_JTAG_TDI
EC_JTAG_TCK EC_JTAG_TMS EC_JTAG_TDO EC_JTAG_TDI
[17,20] [17,20]
100K_4
EC HIB WAKE SOURCES
A2 K12 N13
R281 1K_4
TP53 PP3300_RTC EC_WAKE_L
B
PWR_BTN_L
PP3300_RTC EC32K_X1
N10 M10 K11 R180 20M_4
C3 E3
R546
C128
D17
RB500V-40
18p/50V_4 EC_WAKE_L
Y1 32.768KHZ
*Short_4 EC32K_X2
A1 C7 D9 E5 F9 H5 H9 J11 J5 J8
[17] [17] [17] [17]
C127
18p/50V_4
Q7 Q6
LID_OPEN_L
C208
0.01U/16V_4 2
ECGND ECGND
ACIN
C197
2
0.1U/10V_4
R275 47K_4
SM BUS ARRANGEMENT TABLE SM Bus 0
BATT and CHARGER
SM Bus 1
NA
SM Bus 2
THERMAL SENSOR
R269 47K_4
2N7002K
2N7002K
20140912 EOD parts, change PN.
TM4E1G31H6ZRBI
20141120 Change EC_BRD_ID, ID2 change to High, ID3 change to Low, because EC change code.
20141118 Change D28 PN. EC_RST#_R
D28
BAS316
SYS_SHDN#
For test only J1 SYS_SHDN#
[10,33,34]
2 PP3300_EC
EC_BRD_ID1 EC_BRD_ID2 EC_BRD_ID3 R203
1u/6.3V_4
0.1U/10V_4
R517
100K_4
R515
100K_4
PP1350_EN PP5000_EN PP3300_DSW_EN
R513 100K_4
PWR_BTN_L A
SPI_WP_ME
[8,27]
R509 R176 100K_4
1
*SHORT_ PAD1
EC_SPI_WP_D
100K_4
PCH_NMI_DBG_L PP3300_EC
PP3300_RTC
CTRL
PD0/AIN15/I2C3SCL/SSI1CLK/SSI3CLK/WT2CCP0 PD1/AIN14/I2C3SDA/SSI1FSS/SSI3FSS/WT2CCP1 PD4/AIN7/U6RX/WT4CCP0 PD5/AIN6/U6TX/WT4CCP1 PD6/AIN5/U2RX/WT5CCP0 PD7/AIN4/NMI/U2TX/WT5CCP1 USB CHARGE PE0/AIN3/U7RX PE1/AIN2/U7TX PE2/AIN1 PE3/AIN0 PE4/AIN9/I2CSCL/U5RX PE5/AIN8/I2CSDA/U5TX PE6/AIN21 PE7/AIN20 PQ5/WT4CCP1 PQ6/WT5CCP0 PQ7/WT5CCP1
D2 D1
1u/6.3V_4
Vinafix.com
LOAD SW UNUSED
PC4/C1_M/U1RX/U4RX/WT0CCP0 PC5/C1_P/U1TX/U4TX/WT0CCP1 PC6/C0_P/U3RX/WT1CCP0 PC7/C0_M/U3TX/WT1CCP1 PH4/SSI2CLK/WT3CCP0 VR PH5/SSI2FSS/WT3CCP1 PH6/SSI2RX/WT4CCP0 PH7/SSI2TX/WT4CCP1 PN0/AIN23 HIB_L
PA6/I2C1SCL PA7/I2C1SDA
PB6/I2C5SCL/SSI2RX/T0CCP0 PB7/I2C5SDA/SSI2TX/T0CCP1
*100K_4
R516
RB500V-40
C361
PB2/I2C0SCL/T3CCP0 PB3/I2C0SDA/T3CCP1
SMBUS INTF
PP3300_EC_ANA
C347
VREFA_P VREFA_M
A
*100K_4
D8
NMI_DBG_L FAN_ALERT# PWR_LED1 EC_ACIN TOUCH_RST_L EC_RST#_R EC_LPCPD# LID_OPEN_R
PP3300_DSW
20140912 EOD parts, change PN.
VDDC1 VDDC2 VDDC3 VDDC4
VDD1 VDD2 VDD3 VDD4 VDD5 VDD6 VDD7 VDD8
VDDA
D3
D7 E6 E8 E9 F10 J10 J7 J9
U15
1 R196
C350
2.2U/6.3V_4 10u/6.3V_4 0.1U/10V_4
20141107 Change U5 PN. 20141201 Change U5 new PN.
2 2.2_6
L15 BLM18AG121SN1D/0.2A/120ohm_6 C323
[8,22] LPC_LAD0 [8,22] LPC_LAD1 [8,22] LPC_LAD2 [8,22] LPC_LAD3 [9] CLK_PCI_EC [8,22] LPC_LFRAME#
NMI_DBG_L
C137
3
C343
3
C335
1
C342
3
C332
1
C149
1
C362
1
PP3300_EC
2
EC(KBC)
4
1
5
Quanta Computer Inc.
R257 100K_4
PROJECT : ZHNB Size
Document Number
Rev A
KBC TI TM4E1G31H6ZRBI Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
26
of
39
5
3
2
20140924 Add C399/D34
1
[26]
27
D34 BZT52-B5V6S(5.6V)
*100U/6.3V_3528 U8
2
2
C399 C117 1u/6.3V_4
Lid Switch (HSR)
1
1
USB3.0(USB)
4
PP5000
2 3 4 1
USB1_PWR_EN
D
IN1 IN2
OUT3 OUT2 OUT1
EN GND
8 7 6
USBPWR1
5
220U/6.3V/ESR35_3528
R12
PP3300_RTC
+ C310 1000p/50V_4
OC#
*100K_4
C113 R11 *SHORT_6
D
UP7534ARA8-15
1
*Short_4 *Short_4
USB 3.0 Connector
LID_OPEN_L
LID_OPEN_L
[17,26]
D1 *VPORT_6
MR1 YB8251ST23
2
R497 R500
2
USBP1USBP1+
USBP1USBP1+
C6 1u/6.3V_4
3
D2 *VPORT_6 [9] [9]
2 1
USB1_OC_L
1
[26]
CN6
1 2 3 4 5 6 7 8 9
USBP1-_R USBP1+_R [9] [9]
USB3_RXN0 USB3_RXP0
USB3_RXN0 USB3_RXP0
R194 R191
USB3_RXN0_R USB3_RXP0_R
*Short_4 *Short_4
VBUS DD+ GND SSRXSSRX+ GND SSTXSSTX+
13 12 11 10
13 12 11 10
USB3_TXN0_R USB3_TXP0_R
1 2 3 4 5 6 7 8 9
[9] [9]
USB3_TXN0 USB3_TXP0
C131 C126
0.1u/16V_4 0.1u/16V_4
USB3_TXN0_C USB3_TXP0_C
R179 R171
USB3.0 CONN
*Short_4 *Short_4
C
20141126 EOD parts, change PN.
USBP1-_R
D25 1
2 *5V/0.2p_4
USBP1+_R
D26 1
2 *5V/0.2p_4
USB3_RXN0_R D13 1
2 *5V/0.2p_4
USB3_RXP0_R D12 1
2 *5V/0.2p_4
USB3_TXN0_R D11 1
2 *5V/0.2p_4
USB3_TXP0_R D7 1
2 *5V/0.2p_4
C
ADOGND
Vinafix.com
HOLE(OTH)
BATT Enable short pad
20140909 Change HOLE19 footprint. HOLE24 *O-ZHN_MB-3
HOLE23 *HG-C295D98P2 7 6 8 5 9 4
B
HOLE1 *H-C221D150P2
HOLE6 *H-C221D150P2
HOLE2 *H-C221D150P2
HOLE7 *H-C221D150P2
VIN HOLE13 *SPAD-C236PT
+VCCIN
1
HOLE14 *SPAD-C236PT
1
HOLE11 *SPAD-C236PT
1
HOLE8 *SPAD-C236PT
1
HOLE4 *SPAD-C236PT
1
1
1
HOLE9 *SPAD-C236PT
PP3300_DSW
A
HOLE10 *SPAD-C236PT
HOLE5 *SPAD-C236PT
HOLE12 *SPAD-C236PT
BATT_EN#
BATT_EN#
[25,29]
3
SPI_WP_ME_R R573
B
20141119 HOLE24 remove BATT_EN# pin3. SW1 change to un-stuff, because enable control by U17. 1K_4
SPI_WP_ME
[8,26]
1
1
1
1
EMI Cap HOLE3 *SPAD-C236PT
HOLE25 *H-te295x295i98bc295d98pt
ROM WP#
1
HOLE19 *h-c197d98p2
1
1 2 3
1 2 3
HOLE26 *OG-ZHN_MB-1 7 6 8 5 9 4
2 1
2
CPU HOLE22 *HG-C295D98P2 7 6 8 5 9 4
SW1
3 4 *Lid Switch
2
1
3
1 2 3
HOLE17 *HG-C295D98P2 7 6 8 5 9 4
1 2 3
HOLE21 *HG-C295D98P2 7 6 8 5 9 4
1 2 3
HOLE18 *HG-C295D98P2 7 6 8 5 9 4
1 2 3
1 2 3
HOLE16 *HG-C295D98P2 7 6 8 5 9 4
1 2 3
HOLE20 *HG-C295D197P2 7 6 8 5 9 4
C106 0.1u/50V_6 1 2 C3 0.1u/50V_6 1 2 C2 0.1u/50V_6 1 2
PP3300_DSW +VCCIN PP1050_PCH
C4 1
0.1u/10V_4 2
PP1050_PCH
C34 1
0.1u/10V_4 2
PP1050_PCH
A
HOLE15 *H-C91D91NP
1
1
1
1
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
USB3/Hole Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
27
of
39
A
B
C
D
E
FUNCTION DB
Thermal Sensor(THM)
28
PP5000 C214 1u/6.3V_4
PP3300_DX
[26]
EC_SMB2_DATA
7
[26]
R489 R583 R584
FAN_ALERT# EC_RST#_Q OVERT#
*Short_4 *0_4 *Short_4
6 4
U18
SCLK
VCC
SDA
DXP
ALERT#
DXN
OVERT#
GND
1
C289
2 3
0.1u/10V_4
2
THM_DXP
[26]
3 5
THM_DXN
ADDR=7H_0x4C
EN GND
8 7 6
4
USBPWR2 C204 C364 1000p/50V_4
OC#
5
*100u/6.3V_1206
UP7534ARA8-15 [26]
MMBT3904-7-F
USB2_OC_L
Need place on DB side
Place oo PCB TOP Remote Temp.
Place oo PCB BOT Local Temp.
L19 [9] [9]
USBP4USBP4+
USBP4USBP4+
EC_RST#_Q
4 1
4 1
L18 3 2
3 2
USBP4-_R USBP4+_R
[9] [9]
1 4
USBP6+ USBP6-
DLW21HN900SQ2L_C/330mA/90ohm
1 4
2 3
2 3
USBP6+_R USBP6-_R
DLW21HN900SQ2L_C/330mA/90ohm
3
2
3
OUT3 OUT2 OUT1
Q20
2
C299 2200p/50V_4
G781P8
4 1
USB2_PWR_EN
IN1 IN2
1
8
3
EC_SMB2_CLK
1
[26]
2
U26
4
USBPWR2
[26]
1
EC_RST#_R
PP3300_EC
3 OVERT#
Q25 *AO3409
R585
20141201 stuff L18/L19, remove R549/R550/R551/R552.
*10K_4
footprint 88511-2001-20p-l DFFC20FR043 PP3300_DSW
20140925 Q25/R585 mark 「*」 」un-stuff. OVERT# power PP3300_DX change to PP3300_EC.
2
CN9 [26] [26] [26] [26]
+3VPCU
Light sensor & TP (SER)
HSR LID_OPEN_L
PP3300_DX
GND
PP3300_DX
BAT_LED0 BAT_LED1 PWR_LED0 PWR_LED1
USBPWR2
Vinafix.com +3VPCU
LED
R327 *Short_4
C232
1
R324
[10,16]
I2C1_SCL_GPIO7
R323
[2]
R326
ALS_INT_L
SEN_SDATA 6 *Short_4 5 SEN_SCLK *Short_4 ALS_INT_R 4 *Short_4
INT PU at CPU side
SDA
VDD
SCL
GND
INT
REXT
1
USBP4+_R USBP4-_R USBP6+_R USBP6-_R
GND x 2 USB USBP0+
*0.1u/10V_4 2 3
SD_CDZ
+3V x 2
+3V_LS
I2C1_SDA_GPIO6
[17]
GND
U1 [10,16]
LED x 4
20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
2
22 21
22 21
FUNCTION/B
USBP0LS_SET R328
*499K/F_4
CR_DET 1
CR
*ISL29023
+3V x 2
Quanta Computer Inc.
USBP6+
PROJECT : ZHNB
USBP6-
ADDR: 1000100
Size
GND x 2 B
C
Document Number
Rev A
DB/ALS/Thermal sensor Date:
A
20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
D
Thursday, December 04, 2014
Sheet E
28
of
39
4
3
2
VA2
dcjk-2dc3079-007511f-2p VA1 PJ1
PQ12 AOL1413
PL2 0_8
2 1 3 4
VA
PR125 0.01/F_0612
PD3 SBR1045SP5-13
1 2 3
5
3
1
2 24737_ACN
2
PD2 SMAJ20A
PC62 0.1u/50V_6
PC61 2200p/50V_6
PR127 33K/F_4
24737_ACP
PC8 2200p/50V_6 PD4 1N4148WS
PR27 220K/F_4
recommend 200mA at least.
20140912 EOD parts, change PN. 20141016 Change DC-in Part number. (new module) 20141201 Change DC-in footprint.
5
1
6
2
5
3
4
D
PR130 *Short_4 D/C#
PR131 10K_4
[26]
PR34 *Short_4
3
PC7 0.1u/50V_6
PR26 220K/F_4
4
PC10 0.1u/50V_6
PL1 0_8
1 2 3
2 PR129 *Short_4
PC9 0.1u/50V_6
D
29
PQ9 AOL1413
VIN
1
1
POWER_JACK
1
4
5
PQ3 IMD2AT108
2 PQ15 2N7002K
1
24737_ACP
24737_ACN PR135 *SHORT_6
PC73 0.1u/50V_6
PR136 63.4K/F_4
PC77 0.1u/50V_6
PR137 20_1206
ACIN
24737_DH
19
24737_LX
HIDRV
4
1
PP3300_RTC
PR147 *Short_4
PR153 10K_4
PC30 *100p/50V_4
PR139 *10K_4
3
24737_CMPOUT
SDA
24737_CMPIN
PR77 1M_4 PP3300_EC
PR74 100_4
PR75 100_4 24737_BM# EC_SMB0_CLK
PR152
24737_SRP
PR154 *Short_4
PC22 *680p/50V_6
12
PR151
B
24737_SRN
24737_SRN 7.5_6 PC92 0.1u/25V_4
PC87 0.01u/25V_4
2
PR54 *0_4
[26]
[26]
REGN MAX voltage 6.5V V_ILIM=20*(VSRP-VSRN)=20*Ichg*Rsr =0.793V for 3.965A current limit
PR49 *100K_4 PR56 *1.62K/F_4
H_PROCHOT#
[4,17,26,32]
3 [26]
24737_CMPOUT
A
Pin10 ILIM=0.793V Rsr = 0.01ohm
ICMNT
2
PU6
2 3
CH1 VN CH2
CH4 VP CH3
6
EC_SMB0_DATA
5
PP3300_RTC
4
PC82 100p/50V_4
PQ6 *2N7002K
Quanta Computer Inc.
1
1
PROJECT : ZHNB
EC_SMB0_CLK Size
*IP4223-CZ6 Add ESD diode base on EC FAE suggestion
Limit set on 60W/3.16A 4
3
Document Number
Rev A
Charger(BQ24737RGRR) Date:
5
PR156 *Short_4
PC26 PC98 PC94 2200p/50V_6 10u/25V_1206 10u/25V_1206
24737_SRP
10_6
1
EC_SMB0_DATA
PR150 100K/F_4
20140912 EOD parts, change PN.
PQ8 *2N7002K
BAT_TEMP
SRN
BAT-V
PR58 *4.7_6
PC91 0.1u/25V_4
CMPIN
2
PP3300_DX
A
20140909 Implant for battery enable. 20141119 Change PR73 to un-stuff, because enable control by U17.
4
13
ILIM
PC29 *47p/50V_4
3
PC28 *47p/50V_4
PR138 *100K_4
PR60 *100K_4
3 2 1 PC93 0.1u/25V_4
CMPOUT
IOUT
[25,27] [26]
PQ18 MDV1595S
4
7
BATT_EN# BAT_TEMP
BAT_TEMP
14
GND GND GND GND GND
PR59 316K/F_4 100_4
1
24737_DL
21 22 23 24 25
10
15
BM#
SRP 24737_ILIM
9
PL7 6.8uH_7X7X3
SCL
BAT-V PJ2
PR155 0.01/F_0612
PU13 BQ24707A
PGND
11
24737_BM#
20141201 Capacitor 4.7uF Change to 10uF.
PQ19 MDV1528
ACOK#
LCDRV
9
PC75 10u/25V_8
4
Vinafix.com
PR145 *Short_4 EC_SMB0_CLK
BATT_EN# PR76
PC81 2200p/50V_6
*SHORT_6
5
3
5
8
PQ7 2N7002DW
PC25 0.1u/50V_6
C114F3-108A1-L_Batt_Conn
18
PD5 RB500V-40
BTST
5
0410 please confirm battery_en
PR73 *0_4
17
PR146 24737_BST
C
PC83 47n/50V_6
EC_SMB0_DATA
8 7 6 5 4 3 2 10 1
24737_REGN
VCC
PC78 0.47u/25V_6
PHASE
B
16
D10
2
RB500V-40
ACPRESENT
6
[7]
REGN
5
20
24737_VCC
[25,26]
ACDET
PC21 0.1u/25V_4
3 2 1
PR53 100K_4
VIN PC88 1u/16V_6
ACN
24737_ACDET 6 PR52 4.7K_4
ACP
PR140 10K/F_4
C
1
2
PP3300_RTC
PR55 10K_4
PC74 0.1u/50V_6
PC79 68n/10V_4
2
Thursday, December 04, 2014
Sheet 1
29
of
39
5
4
TDC : 0.75A PEAK : 1A Width : 40mil
3
30
*SHORT_6 PC108 10u/6.3V_6
TDC : 0.38A PEAK : 0.5A Width : 20mil
1
+DDR_VTT_RUN PR66
D
2
PC109 10u/6.3V_6 D
PP1350_VREF
Greater than or equal 40mil PC102 0.22u/10V_4
PP5000_DSW
PR160 *Short_4
PP1350_PGOOD
PR159 *0_4
2
PC104 10u/6.3V_6
PGOOD
PC103 1u/10V_4 V5IN
PQ21 MDV1528
5
VIN
VLDOIN
3 VTT
1 VTTSNS
5
21
4 VTTGND
20
VTTREF
PAD
PR164 100K/F_4
PAD
22
PP3300_EC
[26]
PP5000
PC106 2200p/50V_4
C
16
51216_MODE 19
PR79 61.9K/F_4
51216_TRIP
S5
VBST
PU15 TPS51216RUKR
MODE
SW
14 15
51216_DRVH PR161 2/F_6 51216_VBST
13
51216_SW
11
51216_DRVL
51216_REFIN
PC101 0.1u/10V_4 51216_S5
PR81 *0_4
PP1350
PR72 *4.7_6
4
Vinafix.com PQ20 MDV1595S
+ PC107 0.1u/50V_6
PC27 *680p/50V_6
PCH_SLP_S3_L
,13,26,35]
PCH_SLP_S5_L
PR163 *Short_4 PR80 *0_4
B
Close to output cap
51216_S3
PR67 30.1K/F_4
PC100 0.01u/25V_4
20140912 EOD parts, change PN.
A
OCP=6A L ripple current =(19-1.35)*1.35/(3.3u*400k*19) =0.95A Vtrip=[6-(0.95/2)]*14mohm =0.07735V Rlimit=0.07335/10uA*8=61.88Kohm
Mode
Frequency
Discharge mode
200K
400K
Tracking Discharge
100K
300K
Tracking Discharge
S3
S5
S0
1
1
S3 (mainon off)
0
S4/S5
0
+1.35VSUS
REF
VTT
ON
ON
ON
1
ON
ON
OFF
0
OFF
OFF
OFF
A
Quanta Computer Inc. PROJECT : ZHNB Size
4
3
2
Document Number
Rev A
DDR 1.35V(TPS51216) Date:
5
PC99 330u/2V_7343
PR158 *SHORT_6
PR68 10K/F_4
,31,33,35]
C
PL9 3.3uH_7X7X3 51216_SW
10
51216_REF
51216_S3
PC105 0.1u/50V_6
3 2 1
GND
PGND
7
PAD 23
24
PAD 25
VREF=1.8V
6
REF
PAD
PAD
DRVL VDDQSNS
TRIP
9
18 26
B
10u/25V_8
4
5
PR78 200K/F_4
DRVH
3 2 1
51216_S5
S3
REFIN
PR162 *Short_4
PP1350_EN
17
8
[26]
51216_S3
1.35 Volt +/- 5% TDC : 3.35A PEAK : 4.46A OCP : 6A Width : 140mil
20141201 Capacitor 4.7uF Change to 10uF.
PC31
12
Thursday, December 04, 2014
Sheet 1
30
of
39
5
4
3
PP5000_DSW
1
31
PP5000
PR82 *Short_4
D
2
VIN
PR85 *0_4
D
PP3300_EC
PR88
7 51211V_EN
3
51211V_TRIP 61.9K/F_4 51211V_TST 470K/F_4
2
*Short_4 PR89 PR83
5
V5IN
51211V_DRVH
PGOOD
DRVH
EN
VBST
PU7 TRIP TPS51211DSCR SW
TST
DRVL
51211V_VBST 51211V_SW
6
51211V_DRVL
PL3 3.3uH_7X7X3 PP1050_PCH_SUS
11
PR1 *4.7_6
FB
GND
GND
10 8
4 PR91 PC36 *SHORT_6 0.1u/50V_6
4 PC38 0.1u/50V_6
51211V_FB
OCP=6A L ripple current =(19-1.05)*1.05/(3.3u*290k*19) =1.036A Vtrip=[6-(1.036/2)]*14mohm =0.0767V Rlimit=0.0767/10uA*8=61.36Kohm
1.05 Volt +/- 5% TDC : 3.63A PEAK : 4.84A OCP : 6A Width : 150mil
PR84 5.1K/F_4 +
4
GND
GND
16
15
14
GND 20140912 EOD parts, change PN. 13
PR87 100K/F_4
GND
12
C
9
3 2 1
SUSP_VR_EN
20141201 Capacitor 4.7uF Change to 10uF.
5
[26]
1
PP1050_PGOOD
PC1 10u/25V_8
PQ10 MDV1528
PQ11 MDV1595S
3 2 1
[5,26]
PC32 2200p/50V_6
5
PC33 1u/10V_4
PR90 100K/F_4
PC2 *680p/50V_6
PC43 330u/2V_7343
PR86 10K/F_4
C
Vinafix.com
place at PQ37 area
B
B
PP1050_PCH_SUS
PU8
A2 B2 PC39 1u/10V_4
PCH_SLP_S3_L PR165
PCH_SLP_S3_L_R *Short_4 PR92 100K/F_4
C2
IN1
OUT1
IN2
OUT2
EN
GND
A1
PP1050_PCH
[7,13,26,30,33,35]
PCH_SLP_S3_L
PCH_SLP_S3_L
B1 C1
TPS22964CYZPR
A
A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
+1.05V(TPS51211) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
31
of
39
5
4
3
2
1
PR23
*Short_4
PR22
*0_4
PP5000
3 9
PU9 CSD97374CQ4M
20140827 Change PU9 footprint.
VCC_SENSE VSS_SENSE
Parallel
PR95 *10_4
B
16 VBAT
14
28
THERM
V5A
51622_PWM2
4
51622_NC
17
51622_CSP1
18
51622_CSN1
19
51622_CSN2
20
51622_CSP2
21
51622_PU3
PC42 2200p/50V_4
PC6 10u/25V_8
+
PR98 2.94K/F_4
PC53 0.12u/10V_4
Close to the VR side.
+VCCIN TDC : 10A PEAK : 32A OCP : 40A VCORE Load Line : -2mV/A
Close with phase1 inductor
C
22
PAD
PR9 *0_4
Vinafix.com
PR14 *SHORT_8
PR111 523K/F_4
D
33 34 35 36
PAD
PAD
39 40
51622_PWM1
5
PR97 10K/F_4_3435KNTC
51622_SLEWA
51622_F-IMAX 10
11
15 SLEWA
37 38
26 PR24 10K/F_4 PC54 1500p/50V_4
[5] [12]
PC58 *330p/50V_4
PR113 5.76K/F_4
PR94 *10_4
F-IMAX
N/C
51622_COMP
+VCCIN
PC52 *100p/50V_4
*Short_4
2.55K/F_4
*0_4
PR6
*Short_4
PR105
PR112
VRON_CPU
PR115
VCORE_EN
[5]
B-RAMP
PU3
GFB
*Short_4
*Short_4
[26]
PR101
PR116
VCORE_PGOOD
9
VFB
51622_VREF [5,10]
O-USR
CSP2
6
+VCCIN
PC49 4700p/25V_4
23
VR_ON
PAD
24
51622_GFB
CSN2
GND
51622_VFB
CSN1
SKIP
IMON
8
PU10 TPS51622ARSM
PGOOD
41 42
51622_VRON
CSP1
29
7
N/C
VDIO
13
51622_SKIP#
PC56 *0.1u/25V_4
PWM2
ALERT
COMP
PR102 *100K/F_4
PP3300_DX
PR5 *100K/F_4
PP3300_DX
VCLK
51622_IMON
3 C
PC55 *0.1u/25V_4
51622_VBAT
PWM1
DCR= 1mOhm
51622_CSP1
51622_V5A
PR110 100K/F_4
1
OCP-I
VR_SVID_DATA
12
VR_SVID_ALERT#
VR_SVID_DATA
VR_HOT
51622_OCP-I
VR_SVID_ALERT#
[5]
27
2 32
[5]
VREF
VDD 31
DROOP
VR_SVID_CLK
25
30
VR_SVID_CLK
51622_THERM
51622_CSN1
H_PROCHOT#
[5]
51622_O-USR
51622_VDD
PR11 *56_4
PR106 *75/F_4
PR103 130/F_4
PC46 0.1u/10V_4 [4,17,26,29]
PR108 56_4
Close to VR
PP1050_PCH
51622_VREF
*Short_4
51622_DROOP
PR100
51622_B-RAMP
20141029 PC40 EOD, change PN.
PL4 0.24uH_7X7X4 2
PC34 *330u/2V_7343
PAD
1
PC3 47u/6.3V_8
BOOT
PC40 0.22u/25V_6
CS_SW1
PC37 47u/6.3V_8
BOOT_R PGND
5 4
PC35 0.1u/10V_4
CS_BST1 7 PR93 2.2/F_6
VIN VSW
*Short_4
6
PWM
1 2
ECAP_CONN
PR3
CS_BSTR1
SKIP#
PR4 2.2_6
8
PC5 1000p/50V_6
1
51622_PWM1
PCN1 1 2
4
2
51622_SKIP#
VDD
PR17 20/F_6
PR16 9.09K/F_4
PC51 1000p/50V_4
PC48 2.2u/10V_4
PC44 0.1u/50V_6
PC41 1u/10V_4
3
*0_4
2.21K/F_4
PR134
PR2
*Short_4
PR25 22.6K/F_4
PR128 PP5000
PC4 10u/25V_8
PP5000_DSW
PR96 100K/F_4_4250NTC
PR114 *39.2K/F_4
PR15 150K/F_4
PR18 39K/F_4
PR109 *90.9K/F_4
PR107 499K/F_4 PR13 75K/F_4
PR104 9.31K/F_4 PR12 150K/F_4
PR8 100K/F_4
PC50 0.33u/6V_4
PC45 1u/6.3V_4
51622_VRON
D
VIN
Place NTC close to the VCORE Hot-Spot.
PR20 10K/F_4
51622_VREF
PR7 1_6
PP3300_DSW
32
20141201 Capacitor 4.7uF Change to 10uF.
PP5000_DSW
PC57 *0.01u/50V_4
B
Close to the CPU side. PP3300_DSW
PR118 *Short_4
51622_PU3
PP3300_DSW
PR117 *Short_4
51622_CSP2 51622_PWM2 51622_CSN2
PR19 *Short_4
PR10 *0_4
A
A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
+VCCIN(TPS51622) Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
32
of
39
1
2
3
4
5
33
PP3300_DSW PR141
customer's circuit is VIN = PP3300_PCH EN = PP3300_PCH
*SHORT_8
PP1500_PCH_TS
1.5Volt +/- 5% TDC : 0.38A PEAK : 0.5A Width : 20mil
PP3300_DX PC76 0.1u/25V_6
PU14
16
PR148 *100K/F_4
A
1 2 14 15
PCH_SLP_S3_L
7
PR143 *Short_4
8 9 PR57 8.06K/F_4
PR61 121K/F_4
VIN
PH
VIN
PH
VIN
PH
PW RGD
BOOT
EN
VSNS
COMP
GND
RT/CLK SS
GND AGND
10 11
PR157 *SHORT_8
A
PL8 1uH_7X7X3
12 13
PR149 *SHORT_6
6
PC90 0.1u/50V_6
R1
3
PR142 100K/F_4 PC95 0.1u/10V_4
4
PC96 10u/6.3V_6
PC97 10u/6.3V_6
1.5V_VSNS
5
R2
22 21 20 19 18 17
PC84 1000p/50V_4
TPS54318RTER
PAD PAD PAD PAD PAD PAD
PC80 10u/6.3V_6
PR144 113K/F_4
V0=0.8*(R1+R2)/R2 PC86 *100p/50V_4
PC85 1500p/50V_4
PC89 0.01u/25V_4
PP3300_DSW
1,25,26,27,28,32,34,35]
PP3300_DSW
20140912 EOD parts, change PN.
PCH_SLP_S3_L [7,13,26,30,31,35]
PCH_SLP_S3_L
B
B
VIN
4/22 modify, SEL un-stuff.for thernal protection need discuss before next build PD1 DA2J10100L
Vinafix.com
1
PR33 1M_6
Thermal protection
PQ5 AO3409
3
2
2
PP5000_EN
PP5000_EN
3
PR28 [26,34]
*Short_4
PP5000_DSW
SYS_SHDN#
2.469V
PR99 10K/F_4_4250NTC
PP5000_EN
PR31 200K/F_4
PR38 200K_6
PC14 0.1u/50V_6
3
PR30 1.96K/F_4
[10,26,34]
3 2
+
1
2
-
4
3
LM393_PIN2
PU11A BA10393F
+
7
PQ4 2N7002K PC13 0.1u/50V_6
PR21
1
Note placement position
C
PP5000_DSW
8
Need fine tune for thermal protect point
PR39 *SHORT_6
1
PQ2 DTC144EU
C
2 PQ1 2N7002K
PR32 200K/F_4
1
*Short_4
5
D
6
D
PU11B BA10393F
Quanta Computer Inc. For EC control thermal protection (output 3.3V)
PROJECT : ZHNB Size
Document Number
Date:
Thursday, December 04, 2014
Rev A
+1.2V/+1.5V/+1.8V/Thermal protect 1
2
3
4
Sheet 5
33
of
39
5
4
3
SYS_SHDN#
SYS_SHDN#
2
PP3300_DSW_EN
[10,26,33]
1
PP3300_DSW_EN
34
[26]
PR123 *SHORT_6 PP5000_DSW
PP3300_EC D
[26]
PP3300_RTC PR45 *SHORT_6
PP5000_PGOOD
PP5000_PGOOD
SYS_SHDN#
D
VIN
5
PC66
PC65
3
12
PC18 *680p/50V_6
3 2 1
6 10
51225_DH2
9
51225_VBST2
8
51225_SW2
11
51225_DL2
4
51225_FB2
PR121
PC60
1/F_6
0.1u/50V_6
PL5 2.2uH_7X7X3
PP3300_DSW 3.3 Volt +/- 5% TDC : 5.01A PEAK : 6.68A OCP : 8A Width : 210mil
5
VREG3
GND
GND
GND
VO1
19
PR44 10K/F_4
VIN
VFB1 GND
14
*Short_4
C
PQ14 MDV1595S
21 4
PR124 6.81K/F_4 PR37 *4.7_6
+
22 PC59 0.1u/50V_6 PC15 *680p/50V_6
23
4
VFB2
24
PR48 *4.7_6 PC71 0.1u/50V_6
DRVL2
DRVL1
GND
2
GND
51225_FB1
1 2 3
150u/6.3V_3528
+
PQ16 MDV1595S
CS2
15
CS1
51225_DL1
SW 2
PU12 TPS51225RUKR
SW 1
5
PR126 15.4K/F_4
VBST1
51225_CS2
18
76.8K/F_4
51225_SW1
VBST2
PR42
1/F_6
C
EN2
DRVH1
VCLK
17
PP3300_DSW
4 PR119
DRVH2
1
51225_VBST1
PC64 4.7u/25V_8
PQ13 MDV1528
EN1
51225_CS1
16
PR133
0.1u/50V_6
5
51225_DH1
PGOOD
38.3K/F_4
PC70
20
PR47
7 PP5000_EN
VREG5
4
PQ17 MDV1528
PC16 2200p/50V_6
3 2 1
PP5000_EN
PL6 2.2uH_7X7X3
PC68
51225_VIN
PC69 [26,33]
PR36 *0_4
PP3300_DSW_EN
13
20141201 Capacitor 4.7uF Change to 10uF.
PR120 PR40 *Short_4 100K/F_4
25
PR132 *0_4
PC17 2200p/50V_6
1 2 3
PP5000
PP5000 5 Volt +/- 5% TDC : 3.08A PEAK : 4.1A OCP : 5A Width : 125mil
PC67 10u/25V_8
5
ECAP_CONN
26
1 2
4.7u/6.3V_6
10u/6.3V_6
SYS_SHDN# PCN2
1 2
0.1u/25V_4
VIN
PC63 150u/6.3V_3528
PR43 10K/F_4
Vinafix.com OCP:8A L(ripple current) =(9-3.3)*3.3/(2.2u*0.355M*9) ~2.676A Iocp=8-(2.676/2)=6.662A Vth=(6.662A*14mOhm)+1mV=94.27mV R(Ilim)=(94.27mV*8)/10uA =75.41K
OCP:5A
B
L(ripple current) =(9-5)*5/(2.2u*0.3M*9) =3.367A Iocp=5-(3.367/2)=3.316A Vth=(3.316A*14mOhm)+1mV=47.43mV R(Ilim)=(47.43mV*8)/10uA =37.94K
PR50 *0_6
IN
OUT NC
PC19 A
*10u/25V_8
1
GND
NC
3
PP3300_RTC
5 4 PC20 *1u/10V_4
*TLV70433
A
20141201 Capacitor 4.7uF Change to 10uF.
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
SYSTEM 5V/3V (TPS51225) Date: 5
4
B
PR51 *0_6
PU3
2
VIN
PR122 *SHORT_6
3
2
Thursday, December 04, 2014
Sheet 1
34
of
39
5
4
3
2
1
35 D
D
[7,13,26,30,31,33]
PCH_SLP_S3_L
[26] [10,19,26]
PP3300_DX_EN PP3300_WLAN_EN
PCH_SLP_S3_L
PR166
*Short_4 PCH_SLP_S3_L_R
PP3300_DX_EN
PR167
*Short_4 PP3300_DX_EN_R
PP3300_WLAN_EN PR168
*Short_4PP3300_WLAN_EN_R
PU2
PP3300_DSW
A2 B2 PC12 1u/10V_4
PP3300_DX_EN_R
C2
PR41 100K/F_4
C
PCH_SLP_S3_L_R PC24 1u/10V_4
B2
IN
A1
PR70
*SHORT_8
B1
*SHORT_8
PR69
*0_8
PP3300_WLAN
PR62
*0_8
PP3300_WLAN_R
A2 B2
B
PC23 1u/10V_4
20140902 Power line layout width non-enough, change to PP3300_DSW. PR71 cancel 「*」 」」PR62 mark 「*」 」
PP3300_WLAN_EN_R
[7,26]
C2
IN1
OUT1
IN2
OUT2
EN
GND
PR63 100K/F_4
EN
GND
A1
PR46
*SHORT_8PP3300_DX
B1 C1 C
A1
PCH_SLP_S5_L_R PC11 1u/10V_4 PR29 100K/F_4
PR64
*SHORT_8
B2
IN
OUT
EN GND
A1
PR35
*SHORT_8 PP3300_PCH_SUS
B1
TPS22930
4/24 modify
+WL_VDD
PU4 PP3300_DX
A2
PP3300_PCH
Vinafix.com
TPS22930
please near cpu
PR71
OUT2
PU1
OUT
EN GND
PR65 *100K/F_4
OUT1
IN2
TPS22964CYZPR
PU5
A2
PP3300_DSW
IN1
[7,13,26,30]
PCH_SLP_SUS_L PCH_SLP_S5_L
R115 PCH_SLP_S5_L
*Short_4 PCH_SLP_S5_L_R R112
*0_4
B1 C1
B
TPS22964CYZPR
please near cpu
20140901 Change PU4 switch
A
A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
Load Switch Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
35
of
39
5
4
3
2
1
36
Battery Mode
D
D
C
C
Vinafix.com B
B
A
A
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
Power Sequence Date: 5
4
3
2
Sheet
Thursday, December 04, 2014 1
36
of
39
1
2
3
4
5
PP3300_PCH_SUS
2.2K
7
8
37
PP3300_DX
2.2K
4.7K
PP3300_DX
AP2 SMB_PCH_CLK
4.7K
CLK_SCLK
2N7002DW Level shift
AH1 SMB_PCH_DAT
A
6
CLK_SDATA
LVDS Bridge
A
PP3300_PCH_SUS
XDP 2.2K
SMBUS
AN1 SMB_ME0_CLK
2.2K PP3300_PCH_SUS
AK1 SMB_ME0_DAT
Haswell ULT
ALS 2.2K
2.2K
AU3 SMB_ME1_CLK
PP3300_PCH
PP3300_PCH_SUS
AH3 SMB_ME1_DAT
4.7K
B
4.7K
*10K
*10K
B
PP3300_PCH G4 I2C1_SDA_GPIO6 F1
2N7002DW Level shift
I2C1_SCL_GPIO7
TOUCH SCREEN
PP3300_PCH
TP_PWR
I2C
Vinafix.com
4.7K
4.7K
*10K
*10K
PP3300_PCH
F2
I2C0_SDA_GPIO4
F3
I2C0_SCL_GPIO5
2N7002DW Level shift
TRACK PAD
PP3300_EC C
C
100 4.7K
4.7K
Battery 100 E10 EC_SMB0_CLK D3
EC_SMB0_DATA
Charger PP3300_DX
KBC TI SMBUS
4.7K
4.7K
M4 EC_SMB1_CLK N2
PP3300_DX
EC_SMB1_DATA
D
4.7K F4
EC_SMB2_CLK
F3
EC_SMB2_DATA
D
4.7K
Thermal sensor
Quanta Computer Inc. PROJECT : ZHNB Size
Document Number
Rev A
SMBUS_I2C Date: 1
2
3
4
5
6
Thursday, December 04, 2014 7
Sheet
37 8
of
39
5
4
3
TPS22965DSGR
(ALW) PP5000_DSW
PCH
2
1
(S0) +5VA
38
PP3300_CODEC_EN
SYS_HWPG
VREG5
PP5000_EN D
EC
(S3) PP5000
PWRGD
EN1
EC
UP7534ARA8-15
USBPWR1
UP7534ARA8-15
USBPWR2
USB1_PWR_EN D
S5_Vout
3V/5V TPS51225
PP3300_DSW_EN
EC
EN2
Vin VREG3
S3_Vout
VIN
(DSW) PP3300_DSW (ALW) PP3300_RTC
EC
USB2_PWR_EN
(S3) PP3300_PCH_SUS
TPS22930
PCH
PCH_SLP_S5_L
(S0) +3V_SATA
TPS22965DSGR
(S0) PP3300_DX
VCORE_PGOOD TPS22964CYZPR
PWRGD
VIN
Vin
CPU VCCIN TPS51622
C
EC
(S0) +VCCIN
Vout
PP3300_DX_EN
(S0) PP3300_PCH
TPS22930
EN
PCH
VCORE_EN
(S0) CCD_PWR
TPS22966DPUR
C
PCH_SLP_S3_L
EC TPS22964CYZPR
PCH
PP3300_WLAN
PP3300_WLAN_EN
EC TPS22965DSGR
PCH
PP1350_PGOOD
PP1350_EN
EC
(S3) PP1350
PWRGD S5 EN
S5_Vout
+1.35V_SUS B
PP3300_LTE_EN
EC
EC_EDP_VDD_EN
+3V_LTE
(S0) +3V_ADO
TPS22966DPUR
Vinafix.com (S3) TP_PWR
TPS22930
(S3) PP1350_VREF
(S0) LCDVCC
G5243AT11U
TP_SHDN_L B
TPS51216
PCH_SLP_S3_L
PCH
S3 EN
Vin
S3_Vout
(S0) +DDR_VTT_RUN PWRGD Vin
+1.5V TPS54318
VIN
(S0) PP1500_PCH_TS
Vout
TPS22966DPUR
(S0) +1.5VA
EN
PCH
PCH_SLP_S3_L
PP1050_PGOOD
A
A
PWRGD
VIN
+1.05V_S3
Vin
TPS51211
Vout
PP1050_PCH_SUS
EN
EC
TPS22964CYZPR
PP1050_PCH
Quanta Computer Inc.
PCH_SLP_S3_L
SUSP_VR_EN
PROJECT : ZHNB Size
Document Number
Rev A
ULT PWR CONTROL Date: 5
4
3
2
Thursday, December 04, 2014
Sheet 1
38
of
39
5
4
Version
Model
1A-1
ZHNB
1A-2
1A-3 1A-4 1A-5 D
1A-6
1B-1 1B-2 1B-3 1B-4 1B-5 1C-1 1C-2 1C-3 1C-4 1C-5
1C-6 1C-7 1C-8 1D-1
3
2
1
CHANGE LIST 2014/08/21 Page16: LCD conn. I2C1_SDA_GPIO6_CONN pin reserve a 15pF capacitor. 2014/08/21 Page16: Touch panel level shift Q13 FET change to PJT138K. 2014/08/22 Page19: Wifi U27 change to another onboard module 7260SDW. 2014/08/22 Page21: NGFF 3G / SIM mark 「 *」 」. 2014/08/27 Page19: Change wifi onboard module 7260SDW footprint. 2014/08/27 Page19: Pin W_DISABLE# / W_DISABLE#2 add 100K resistance pulldown. 2014/08/27 Page16: Change LVDS conn. CN3 footprint. 2014/08/27 Page18: Change HDMI conn. CN5 footprint. 2014/08/27 Page21: Change NGFF 3G conn. CN8 footprint. 2014/08/27 Page25: Change touchpad board conn. CN10 footprint. 2014/08/27 Page32: Change VCORE PU9 footprint. 2014/09/1 Page34: Change LDO PU4 switch. 2014/09/2 Page35: LDO PR71 cancel 「 *」 」 」 PR62 mark 「 *」 」. 2014/09/2 Page19: Wifi 100K resistance R631/R632 mark 「 *」 」 2014/09/9 Page29: Implant PR73 for battery enable. 2014/09/9 Page19: Change wifi onboard module 7260SDW footprint.
D
2014/09/12 Page16: C16 EOD, change PN. 2014/09/12 Page21: C379/C380/C381/C382 EOD, change PN. 2014/09/12 Page23: L4/L7 EOD, change PN. 2014/09/12 Page26: C208/C352/C360/L15 EOD, change PN. 2014/09/12 Page29: PC87/PJ1 EOD, change PN. 2014/09/12 Page30: PC100 EOD, change PN. 2014/09/12 Page31: PR83 EOD, change PN. 2014/09/12 Page33: PR89 EOD, change PN. 2014/09/24 Page26: USB3.0 U8 P1/P2 add C399/D34. 2014/09/25 Page28: Thermal MOSFET Q25/Resistance R585 mark 「 *」 」 un-stuff. OVERT# power PP3300_DX change to PP3300_EC. 2014/10/14 Page19: Change wifi onboard module 7260SDW PN. 2014/10/16 Page29: Change DC-in PN. (new module) 2014/10/21 Page13: Intel require modify ITP CN15 P9/P51 add PP1050_PCH_SUS, P50 PP1050_PGOOD change to VCCST_PWRGD. 2014/10/29 Page23: Codec pin27 add 100K resistance 2014/10/29 Page31: PC40 EOD, change PN. 2014/11/07 Page26: Change U5 EC PN. 2014/11/12 Page23: C193 change to 0.1uF. 2014/11/12 Page all: 0 ohm resistance change to short pad. 2014/11/18 Page23/Page26: change D27/D28 PN. 2014/11/19 Page25: U17 change part NO. same as 0C7, add MOSFET Q33. 2014/11/19 Page27: Remove HOLE24 BATT_EN# pin3, because enable control by U17. 2014/11/19 Page27: Lid SW change to un-stuff, because enable by U17. 2014/11/19 Page29: PR73 change to un-stuff, because enable control by U17. 2014/11/20 Page26 Change EC_BRD_ID, ID2 change to High, ID3 change to Low, because EC change code. 2014/11/25 Page16 Change TPS/R361/Q13 to un-stuff, because no touch panel. 2014/11/26 CH4102K1B03 EOS parts, change to CH4103K1B08 2014/12/01 Page22 Change TPM power. 2014/12/01 Page26 Change EC new PN. 2014/12/01 Page27 Stuff L12/L18/L19, remove R371/R372/R549/R550/R551/R552. 2014/12/01 Page29 Change DC-in footprint. 2014/12/01 PC1/PC19/PC31/PC6/P67/PC75 4.7uF change to 10uF.
C
C
2A
Vinafix.com B
B
3A
A
A
DOC NO.
PROJECT MODEL :
Chrome
Quanta Computer Inc.
APPROVED BY:
DATE:
DRAWING BY:
REVISON:
PROJECT : ZHNB
PART NUMBER: 5
4
3
Size
Docum ent Num ber
Date:
Thurs day, Decem ber 04, 2014
Rev A
Change list 2
Sheet 1
39
of
39
